Synaptic Transistor Based on In-Ga-Zn-O Channel and Trap Layers with Highly Linear Conductance Modulation for Neuromorphic Computing

被引:19
|
作者
Park, Junhyeong [1 ,2 ]
Jang, Yuseong [1 ,2 ]
Lee, Jinkyu [1 ,2 ]
An, Soobin [1 ,2 ]
Mok, Jinsung [1 ,2 ]
Lee, Soo-Yeon [1 ,2 ]
机构
[1] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul 08826, South Korea
[2] Seoul Natl Univ, Interuniv Semicond Res Ctr ISRC, Seoul 08826, South Korea
基金
新加坡国家研究基金会;
关键词
degenerate; indium-gallium-zinc-oxide; neuromorphic computing; synapse plasticity; synaptic transistors; MEMORY; PERFORMANCE; IMPACT; FILMS;
D O I
10.1002/aelm.202201306
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Brain-inspired neuromorphic computing has drawn significant attraction as a promising technology beyond von Neumann architecture by using the parallel structure of synapses and neurons. Various artificial synapse configurations and materials have been proposed to emulate synaptic behaviors for human brain functions such as memorizing, learning, and visual processing. Especially, the memory type indium-gallium-zinc-oxide (IGZO) synaptic transistor adopting a charge trapping layer (CTL) has the advantages of high stability and a low leakage current of the IGZO channel. However, the CTL material should be carefully selected and optimized to overcome the low de-trapping efficiency, resulting from difficulty in inducing holes in the IGZO channel. In this paper, IGZO is adopted as a CTL and found out that making it degenerated is crucial to improving de-trapping efficiency. The degenerate CTL, where electrons remain as free electrons, induces Fowler-Nordheim tunneling by increasing the electric field across the tunneling layer. As a result, the synaptic transistor represents a high linearity of potentiation (a(p): -0.03) and depression (a(d): -0.47) with 64 conductance levels, which enables the spiking neural network simulation to achieve high accuracy of 98.08%. These experimental results indicate that the synapse transistor can be one of the promising candidates for neuromorphic applications.
引用
收藏
页数:10
相关论文
共 43 条
  • [1] Channel Conductance Modulation of Dual-Gate Charge-Trap Oxide Synapse TFT Using In-Ga-Zn-O Channel and ZnO Trap Layers
    Ryoo, Hyun-Joo
    Yoon, Sung-Min
    IEEE ELECTRON DEVICE LETTERS, 2020, 41 (11) : 1661 - 1664
  • [2] Optimization of post-annealing temperature for high-performance synaptic transistors based on In-Ga-Zn-O channel and trap layers
    Park, Junhyeong
    Jang, Yuseong
    Lee, Soo-Yeon
    AIP ADVANCES, 2023, 13 (12)
  • [3] Non-Volatile In-Ga-Zn-O Transistors for Neuromorphic Computing
    Yulong Huang
    Weijie Qiu
    Wanrong Liu
    Chenxing Jin
    Jia Sun
    Junliang Yang
    Applied Physics A, 2021, 127
  • [4] Non-Volatile In-Ga-Zn-O Transistors for Neuromorphic Computing
    Huang, Yulong
    Qiu, Weijie
    Liu, Wanrong
    Jin, Chenxing
    Sun, Jia
    Yang, Junliang
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2021, 127 (05):
  • [5] Trap Profiling an In-Ga-Zn-O Thin Film Transistor by Using a Transmission Line Model Incorporating the Conductance Method
    Manh-Cuong Nguyen
    An Hoang-Thuy Nguyen
    Hyungmin Ji
    Sujin Choi
    Jonggyu Cheon
    Kyoung-Moon Yu
    Seong-Yong Cho
    Jin-Hyun Kim
    Sang-Woo Kim
    Rino Choi
    Journal of the Korean Physical Society, 2018, 73 : 612 - 615
  • [6] Trap Profiling an In-Ga-Zn-O Thin Film Transistor by Using a Transmission Line Model Incorporating the Conductance Method
    Manh-Cuong Nguyen
    An Hoang-Thuy Nguyen
    Ji, Hyungmin
    Choi, Sujin
    Cheon, Jonggyu
    Yu, Kyoung-Moon
    Cho, Seong-Yong
    Kim, Jin-Hyun
    Kim, Sang-Woo
    Choi, Rino
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2018, 73 (05) : 612 - 615
  • [7] A Highly Linear Neuromorphic Synaptic Device Based on Regulated Charge Trap/Detrap
    Choi, Jong-Moon
    Park, Eun-Je
    Woo, Je-Joong
    Kwon, Kee-Won
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (11) : 1848 - 1851
  • [8] High-performance transparent, all-oxide nonvolatile charge trap memory transistor using In-Ga-Zn-O channel and ZnO trap layer
    Bak, Jun Yong
    Yoon, Sung Min
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2014, 32 (06):
  • [9] Compositional changes in the channel layer of an amorphous In-Ga-Zn-O thin film transistor after thermal annealing
    Kang, Jiyeon
    Lee, Su Jeong
    Kim, Chul-Hong
    Chae, Gee Sung
    Jun, Myungchul
    Hwang, Yong Kee
    Lee, Woong
    Myoung, Jae-Min
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2012, 27 (06)
  • [10] Effects of thermal annealing on variations of electron traps in the channel region of amorphous In-Ga-Zn-O thin film transistor
    Hino, Aya
    Takanashi, Yasuyuki
    Tao, Hiroaki
    Morita, Shinya
    Ochi, Mototaka
    Goto, Hiroshi
    Hayashi, Kazushi
    Kugimiya, Toshihiro
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2014, 32 (03):