Broadband Silicon Controlled Channel for Wireless Network-on-Chip at 60 GHz

被引:3
|
作者
Treguer, Bryan [1 ]
Le Gouguec, Thierry [1 ]
Martin, Pierre-Marie [1 ]
Allanic, Rozenn [1 ]
Quendo, Cedric [1 ]
机构
[1] Univ Brest, French Natl Sci Res Ctr CNRS, Lab STICC, UMR CNRS 6285, F-29238 Brest, France
来源
IEEE ACCESS | 2023年 / 11卷
关键词
Dipole antennas; electromagnetic propagation; silicon; slot antennas; wireless network-on-chip; MILLIMETER-WAVE; OOK TRANSMITTER; INTERCONNECTS; ARCHITECTURE; PROPAGATION; PERFORMANCE; TERAHERTZ; DESIGN; CMOS;
D O I
10.1109/ACCESS.2023.3289003
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper, which concerns the wireless network concept, presents the characterization and demonstration of silicon propagation channel control performed at around 60 GHz. The aim is to optimize the propagation channel in order to transmit signal in a large frequency band, this for broadcast internal Networks-on-Chip communication application. First, slot antennas in the frequency band [30-67 GHz] directly integrated on high resistivity silicon (HR-Si) surrounded by low-resistivity silicon (LR-Si) were designed and measured. The transmission and matching parameters are presented for inter-element spacings of 6 mm and 14 mm and demonstrate the interest of controlling the propagation channel by using absorbent boundaries from a controllable bias voltage. The results are also compared with the existing literature and show large 3 dB bandwidths. The S-parameters of the measured slot antennas are then integrated and simulated in the time domain using on-off keying (OOK) modulation, making it possible to evaluate the maximum throughput and bit-energy efficiency.
引用
收藏
页码:63985 / 63996
页数:12
相关论文
共 50 条
  • [31] Power Efficient Router Architecture for Wireless Network-on-Chip
    Mondal, Hemanta Kumar
    Gade, Sri Harsha
    Kishore, Raghav
    Kaushik, Shashwat
    Deb, Sujay
    PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ISQED 2016, 2016, : 227 - 233
  • [32] Temperature-aware Wireless Network-on-Chip Architecture
    Shamim, Md Shahriar
    Mhatre, Aniket
    Mansoor, Naseef
    Ganguly, Amlan
    Tsouri, Gill
    2014 INTERNATIONAL GREEN COMPUTING CONFERENCE (IGCC), 2014,
  • [33] Multiplane virtual channel router for Network-on-Chip design
    Noh, Seongmin
    Ngo, Vu-Duc
    Jao, Haiyan
    Choi, Hae-Wook
    2006 FIRST INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS, 2006, : 348 - +
  • [34] In-Channel Flow Control Scheme for Network-on-Chip
    Nimbalkar, Vrishali Vijay
    Varghese, Kuruvilla
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 459 - 466
  • [35] Channel allocation protocol for reconfigurable Optical Network-on-Chip
    Luo, Jiating
    Killian, Cedric
    Le Beux, Sebastien
    Chillet, Daniel
    Li, Hui
    O'Connor, Ian
    Sentieys, Olivier
    2015 WORKSHOP ON EXPLOITING SILICON PHOTONICS FOR ENERGY-EFFICIENT HIGH PERFORMANCE COMPUTING (SIPHOTONICS), 2014, : 33 - 39
  • [36] Temporal structure of the 60 GHz wireless channel
    Peter, Michael
    Keusgen, Wilhelm
    Kortke, Andreas
    2007 2ND INTERNATIONAL ITG CONFERENCE ON ANTENNAS, 2007, : 10 - 14
  • [37] Complex Network-Enabled Robust Wireless Network-on-Chip Architectures
    Wettin, Paul
    Vidapalapati, Anuroop
    Ganguly, Amlan
    Pande, Partha Pratim
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2013, 9 (03)
  • [38] Characterization of the 60 GHz wireless desktop channel
    Liu, C.
    Skafidas, E.
    Evans, R. J.
    IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, 2007, 55 (07) : 2129 - 2133
  • [39] PID Controlled Thermal Management in Photonic Network-on-Chip
    Dang, Dharanidhar
    Mahapatra, Rabi
    Kim, Eun Jung
    2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 17 - 23
  • [40] Wireless Network-on-Chip: A New Era in Multi-Core Chip Design
    Deb, Sujay
    Mondal, Hemanta Kumar
    PROCEEDINGS OF THE 2014 25TH IEEE INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING (RSP): SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2014, : 59 - 64