A Novel 21-Level Asymmetric Multilevel Inverter with Reduced Switches for Solar PV Systems

被引：0

作者：

Ramachandran, Niraimathi ^{[1
]}

Ramalingam, Seyezhai ^{[2
]}

Balachandran, Praveen Kumar ^{[3
]}

Senjyu, Tomonobu ^{[4
]}

机构：

[1] Mohamed Sathak Engn Coll, Dept Elect & Elect Engn, Kilakarai, India

[2] Sri Sivasubramaniya Nadar Coll Engn, Dept Elect & Elect Engn, Kalavakkam, India

[3] Vardhaman Coll Engn, Dept Elect & Elect Engn, Hyderabad, Telangana, India

[4] Univ Ryukyus, Fac Engn, Nishihara, Okinawa, Japan

来源：

ELECTRIC POWER COMPONENTS AND SYSTEMS | 2024年

关键词：

multilevel inverter; solar PV-based inverter; isolated boost DC to DC converter; maximum power point tracking; sliding mode controller for MPPT; SELECTIVE HARMONIC ELIMINATION; PHASE-SHIFTED PWM; RENEWABLE ENERGY; TOPOLOGIES; INTEGRATION; DESIGN; LEVEL;

D O I：

10.1080/15325008.2024.2330990

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This article presents a 21-level cascaded asymmetric inverter with a reduced switch count. The system uses a solar photo voltaic (SPV) source and a battery as well. The topology of the proposed 21-level inverter needs 3 three power supplies with voltages in the ratio 1:2:7. The two lower voltage levels in the ratio V and 2 V are connected in series. In contrast, the third one, which is in the 7 V level, is isolated. The proposed idea uses a step modulation strategy. The step angles are selected strategically by fixing the switching angles at predetermined values. The proposed idea has been validated using simulations in MATLAB SIMULINK platform. An experimental prototype has also been developed to validate the proposed concept.

引用

页数：20

共 50 条

[1] Novel 21-level Reduced Switches Inverter
Das, Madan Kumar
Mishra, Sukumar
Jana, Kartick Chandra
[J]. 2022 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS, PEDES, 2022,
[2] A Novel Asymmetrical 21-Level Inverter for Solar PV Energy System With Reduced Switch Count
Khasim, Shaik Reddi
Dhanamjayulu, C.
Padmanaban, Sanjeevikumar
Holm-Nielsen, Jens Bo
Mitolo, Massimo
[J]. IEEE ACCESS, 2021, 9 : 11761 - 11775
[3] A Hybrid Novel Cascaded Asymmetrical 21-level Inverter with Reduced Switches
Das, Madan Kumar
Chauhan, Sandeep Singh
Buduma, Parusharamulu
Jana, Kartick Chandra
Ishara, Sukumar
[J]. 2020 3RD INTERNATIONAL CONFERENCE ON ENERGY, POWER AND ENVIRONMENT: TOWARDS CLEAN ENERGY TECHNOLOGIES (ICEPE 2020), 2021,
[4] A Novel Asymmetric Multilevel Inverter with Reduced Number of Switches for Grid-tied Solar PV System
Siva, Asapu
Rajendran, Vanitha
[J]. RECENT ADVANCES IN ELECTRICAL & ELECTRONIC ENGINEERING, 2022, 15 (05) : 379 - 389
[5] Implementation of 21 Level Multilevel Inverter with Reduced Switches
Jayakumar, V.
Kumar, S. Aravind
Anushiya, C.
Gowtham, J. K.
Kumar, S. Dharun
[J]. 2023 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS, ICEES, 2023, : 101 - 106
[6] A Novel Fault Tolerant 21-Level Inverter Configuration for PV Applications
Nallamekala, Kirankumar
Dandabatthina, Sujitha
Tella, Vazra Keerthi
[J]. PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT ,POWER AND COMPUTING TECHNOLOGIES (ICCPCT), 2017,
[7] Reduced Switches 13-level Multilevel Inverter For PV Array Grid
Kumar, Ashish
Thakura, P. R.
[J]. 2017 IEEE INTERNATIONAL CONFERENCE ON IOT AND ITS APPLICATIONS (IEEE ICIOT), 2017,
[8] Novel symmetric and asymmetric topology of multilevel inverter with reduced number of switches
Reddy, Kelam Bala Muralidhar
Pattnaik, Swapnajit
[J]. 2017 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2017, : 165 - 170
[9] Asymmetric Multilevel Hybrid Inverter with Reduced Number of Switches
Abraham, Babitha T.
Benny, Anish
[J]. 2014 ANNUAL INTERNATIONAL CONFERENCE ON EMERGING RESEARCH AREAS: MAGNETICS, MACHINES AND DRIVES (AICERA/ICMMD), 2014,
[10] A NOVEL FAULT-TOLERANT ASYMMETRICAL 21-LEVEL INVERTER TOPOLOGY WITH REDUCED COMPONENTS
Ragul, Duraisamy
Thiyagarajan, Venkatraman
[J]. REVUE ROUMAINE DES SCIENCES TECHNIQUES-SERIE ELECTROTECHNIQUE ET ENERGETIQUE, 2023, 68 (02): : 200 - 205

← 1 2 3 4 5 →