Alleviating the Impact of Fingerprint Operations on NAND Flash Memory Storage Performance

被引：0
|
作者：
Lin, Yi-Syuan [1 ]
Lo, Chin-Yu [2 ]
Shih, Yi-Chao [1 ]
Chen, Tseng-Yi [3 ]
机构：
[1] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan
[2] Yuan Ze Univ, Dept Comp Sci & Engn, Taoyuan, Taiwan
[3] Natl Cent Univ, Dept Comp Sci & Informat Engn, Taoyuan, Taiwan
来源：
2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC | 2023年
关键词：
Data deduplication; fingerprint; data update; cache mechanism;
D O I：
10.1109/ISOCC59558.2023.10395987
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Data deduplication has been extensively employed in NAND flash memory storage systems to mitigate write amplification. Nevertheless, the incorporation of fingerprint information in the data deduplication mechanism introduces performance overhead due to the necessity of updating the fingerprint store, which is stored in flash memory. This study endeavors to alleviate the burden of updating the fingerprint store by effectively managing invalid fingerprint information within the flash memory storage system. With the proposed solution, we have achieved promising outcomes in enhancing the performance of flash memory systems.
引用
收藏
页码：249 / 250
页数：2
相关论文
共 50 条
  • [1] Scaling Challenges of NAND Flash Memory and Hybrid Memory System with Storage Class Memory & NAND flash memory
    Takeuchi, Ken
    2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
  • [2] An efficient NAND flash file system for flash memory storage
    Lim, SH
    Park, KH
    IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (07) : 906 - 912
  • [3] A Pattern Adaptive NAND Flash Memory Storage Structure
    Park, Seung-Ho
    Park, Jung-Wook
    Kim, Shin-Dug
    Weems, Charles C.
    IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (01) : 134 - 138
  • [4] NAND Flash Memory and Its Role in Storage Architectures
    Sanvido, Marco A. A.
    Chu, Frank R.
    Kulkarni, Anand
    Selinger, Robert
    PROCEEDINGS OF THE IEEE, 2008, 96 (11) : 1864 - 1874
  • [5] Empirical evaluation of NAND flash memory performance
    Desnoyers P.
    Operating Systems Review (ACM), 2010, 44 (01): : 50 - 54
  • [6] Exploiting Process Variation for Write Performance Improvement on NAND Flash Memory Storage Systems
    Shi, Liang
    Di, Yejia
    Zhao, Mengying
    Xue, Chun Jason
    Wu, Kaijie
    Sha, Edwin H. -M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 334 - 337
  • [7] NAND Flash Memory With Multiple Page Sizes for High-Performance Storage Devices
    Kim, Jin-Young
    Park, Sang-Hoon
    Seo, Hyeokjun
    Song, Ki-Whan
    Yoon, Sungroh
    Chung, Eui-Young
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (02) : 764 - 768
  • [8] Design of Hybrid SSDs With Storage Class Memory and nand Flash Memory
    Matsui, Chihiro
    Sun, Chao
    Takeuchi, Ken
    PROCEEDINGS OF THE IEEE, 2017, 105 (09) : 1812 - 1821
  • [9] Formal Modeling and Verification of NAND Flash Memory supporting Advanced Operations
    Tripathy, Shivani
    Sahoo, Debiprasanna
    Satpathy, Manoranjan
    Pinisetty, Srinivas
    2019 IEEE 37TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2019), 2019, : 313 - 316
  • [10] An Efficient Multimedia File System for NAND Flash Memory Storage
    Park, Sang Oh
    Kim, Sung Jo
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2009, 55 (01) : 139 - 145
12345