共 50 条
- [41] Syntactically Controlled Generation of the Test Programs for Microprocessor Verification PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOL. 3, 2008, : 1193 - 1199
- [42] Addressing test generation challenges for configurable processor verification HLDVT'06: ELEVENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2006, : 95 - +
- [43] Industrial experience with test generation languages for processor verification 41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 36 - 40
- [46] Automated test vector generation from Rosetta requirements VHDL INTERNATIONAL USERS FORUM FALL WORKSHOP, PROCEEDINGS, 2000, : 51 - 58
- [47] A System Approach to Reliability Verification Test Design ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM 2016 PROCEEDINGS, 2016,
- [48] Test scenario generation from a structured requirements specification ECBS '99, IEEE CONFERENCE AND WORKSHOP ON ENGINEERING OF COMPUTER-BASED SYSTEMS, PROCEEDINGS, 1999, : 166 - 172
- [50] Test Case Generation by Simulating Requirements Analysis Model 2012 IEEE 36TH ANNUAL COMPUTER SOFTWARE AND APPLICATIONS CONFERENCE (COMPSAC), 2012, : 356 - +