MiniMalloc: A Lightweight Memory Allocator for Hardware-Accelerated Machine Learning

被引:1
|
作者
Moffitt, Michael D. [1 ]
机构
[1] Google, Mountain View, CA 94043 USA
关键词
memory allocation; hardware acceleration; machine learning; ARCHITECTURE; PACKING;
D O I
10.1145/3623278.3624752
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present a new approach to static memory allocation, a key problem that arises in the compilation of machine learning models onto the resources of a specialized hardware accelerator. Our methodology involves a recursive depth-first search that limits exploration to a special class of canonical solutions, dramatically reducing the size of the search space. We also develop a spatial inference technique that exploits this special structure by pruning unpromising partial assignments and backtracking more effectively than otherwise possible. Finally, we introduce a new mechanism capable of detecting and eliminating dominated solutions from consideration. Empirical results demonstrate orders of magnitude improvement in performance as compared to the previous state-of-the-art on many benchmarks, as well as a substantial reduction in library size.
引用
收藏
页码:238 / 252
页数:15
相关论文
共 50 条
  • [21] Realistic, hardware-accelerated shading and lighting
    Heidrich, W
    Seidel, HP
    SIGGRAPH 99 CONFERENCE PROCEEDINGS, 1999, : 171 - 178
  • [22] Hardware-Accelerated Network Control Planes
    Molero, Edgar Costa
    Vissicchio, Stefano
    Vanbever, Laurent
    HOTNETS-XVII: PROCEEDINGS OF THE 2018 ACM WORKSHOP ON HOT TOPICS IN NETWORKS, 2018, : 120 - 126
  • [23] Hardware-accelerated consistent computing structure for signal processing and deep learning
    Gao Y.
    Tao C.
    Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2023, 45 (02): : 112 - 120
  • [24] HAVS: Hardware-accelerated Shared-memory-based VPP Network Stack
    Zhuang, Shujun
    Zhao, Jian
    Li, Jian
    Yu, Ping
    Zhang, Yuwei
    Guan, Haibing
    IEEE CONFERENCE ON COMPUTER COMMUNICATIONS (IEEE INFOCOM 2021), 2021,
  • [25] Hardware-Accelerated Kernel-Space Memory Compression Using Intel QAT
    Xia, Qirong
    Ji, Houxiang
    Zhou, Yang
    Kim, Nam Sung
    IEEE COMPUTER ARCHITECTURE LETTERS, 2025, 24 (01) : 57 - 60
  • [26] Hardware-accelerated protein identification for mass spectrometry
    Alex, AT
    Dumontier, M
    Rose, JS
    Hogue, CWV
    RAPID COMMUNICATIONS IN MASS SPECTROMETRY, 2005, 19 (06) : 833 - 837
  • [27] Speech Recognition and Understanding on Hardware-Accelerated DSP
    Stemmer, Georg
    Georges, Munir
    Hofer, Joachim
    Rozen, Piotr
    Bauer, Josef
    Nowicki, Jakub
    Bocklet, Tobias
    Colett, Hannah R.
    Falik, Ohad
    Deisher, Michael
    Downing, Sylvia J.
    18TH ANNUAL CONFERENCE OF THE INTERNATIONAL SPEECH COMMUNICATION ASSOCIATION (INTERSPEECH 2017), VOLS 1-6: SITUATED INTERACTION, 2017, : 2036 - 2037
  • [28] Dual Streaming for Hardware-Accelerated Ray Tracing
    Shkurko, Konstantin
    Grant, Tim
    Kopta, Daniel
    Mallett, Ian
    Yuksel, Cem
    Brunvand, Erik
    HPG '17: PROCEEDINGS OF HIGH PERFORMANCE GRAPHICS, 2017,
  • [29] Hardware-accelerated dynamic clustering of virtualcrowd members
    Haciomeroglu, Murat
    Ozcan, Cumhur Yigit
    Barut, Oner
    Seckin, Levent
    Sever, Hayri
    COMPUTER ANIMATION AND VIRTUAL WORLDS, 2013, 24 (02) : 143 - 153
  • [30] Improved hardware-accelerated visual hull rendering
    Li, M
    Magnor, M
    Seidel, HP
    VISION, MODELING, AND VISUALIZATION 2003, 2003, : 151 - +