CAMP: a hierarchical cache architecture for multi-core mixed criticality processors

被引：0

作者：

Nair, Arun S. ^{[1
]}

Patil, Geeta ^{[2
]}

Agarwal, Archit ^{[1
]}

Pai, Aboli V. ^{[1
]}

Raveendran, Biju K. ^{[1
]}

Punnekkat, Sasikumar ^{[3
]}

机构：

[1] BITS Pilani KK Birla Goa Campus, NH 17B,Bypass Rd, Zuarinagar 403726, Goa, India

[2] BMS Inst Technol & Management, Bengaluru, Karnataka, India

[3] Malardalen Univ, Vasteras, Sweden

来源：

INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS | 2024年 / 39卷 / 03期

关键词：

Mixed-criticality systems; cache locking; cache partitioning; hierarchical cache architecture; cache coherence protocol; worst-case execution time (WCET);

D O I：

10.1080/17445760.2023.2293913

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

CAMP proposes a hierarchical cache subsystem for multi-core mixed criticality processors, focusing on ensuring worst-case execution time (WCET) predictability in automotive applications. It incorporates criticality-aware locked L1 and L2 caches, reconfigurable at mode change intervals, along with criticality-aware last level cache partitioning. Evaluation using CACOSIM, Moola Multicore simulator, and CACTI simulation tools confirms the suitability of CAMP for keeping high-criticality jobs within timing budgets. A practical case study involving an automotive wake-up controller using the sniper v7.2 architecture simulator further validates its usability in real-world mixed criticality applications. CAMP presents a promising cache architecture for optimized multi-core mixed criticality systems.<br /> [GRAPHICS]

引用

下载

页码：317 / 352

页数：36

共 50 条

[21] Cache-Aware Task Scheduling on Multi-Core Architecture
Yang, Teng-Feng
Lin, Chung-Hsiang
Yang, Chia-Lin
2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 139 - 142
[22] Thread-Criticality Aware Dynamic Cache Reconfiguration in Multi-core System
Hsu, Po-Yang
Hwang, TingTing
2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 413 - 420
[23] Mapping Mixed-Criticality Applications on Multi-Core Architectures
Giannopoulou, Georgia
Stoimenov, Nikolay
Huang, Pengcheng
Thiele, Lothar
2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
[24] On the Design of Low-Power Cache Memories for Homogeneous Multi-Core Processors
Asaduzzaman, Abu
Rani, Manira
Sibai, Fadi N.
2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 387 - 390
[25] Improving the Performance of Heterogeneous Multi-core Processors by modifying the Cache Coherence Protocol
Fang, Juan
Hao, Xiaoting
Fan, Qingwen
Chang, Zeqing
Song, Shuying
MATERIALS SCIENCE, ENERGY TECHNOLOGY, AND POWER ENGINEERING I, 2017, 1839
[26] Cyclic Executives, Multi-Core Platforms and Mixed Criticality Applications
Burns, A.
Fleming, T.
Baruah, S.
PROCEEDINGS OF THE 2015 27TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS (ECRTS 2015), 2015, : 3 - 12
[27] MCC-DB: Minimizing Cache Conflicts in Multi-core Processors for Databases
Lee, Rubao
Ding, Xiaoning
Chen, Feng
Lu, Qingda
Zhang, Xiaodong
PROCEEDINGS OF THE VLDB ENDOWMENT, 2009, 2 (01): : 373 - 384
[28] Thread-aware Dynamic Shared Cache Compression in Multi-core Processors
Xie, Yuejian
Loh, Gabriel H.
2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 135 - 141
[29] Multi-core cache hierarchies
Balasubramonian R.
Jouppi N.
Muralimanohar N.
Synthesis Lectures on Computer Architecture, 2011, 17 : 1 - 155
[30] Reducing the Overall Cache Miss Rate Using Different Cache Sizes for Heterogeneous Multi-Core Processors
Silva, Bruno de Abreu
Cuminato, Lucas Albers
Bonato, Vanderlei
2012 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2012,

← 1 2 3 4 5 →