A Fault Injection Framework for AI Hardware Accelerators

被引:2
|
作者
Pappalardo, Salvatore [1 ]
Ruospo, Annachiara [2 ]
O'Connor, Ian [1 ]
Deveautour, Bastien [1 ]
Sanchez, Ernesto [2 ]
Bosio, Alberto [1 ]
机构
[1] Univ Lyon, CNRS, ECL, INSA Lyon,UCBL,CPE Lyon,INL,UMR5270, F-69130 Ecully, France
[2] Politecn Torino, Dip Automat Informat, Turin, Italy
关键词
DNN Hardware accelerators; Fault Injection; Reliability;
D O I
10.1109/LATS58125.2023.10154505
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Deep Neural Networks (DNNs) have proven to give very good results for many complex tasks and applications, such as object recognition in images/videos and natural language processing. Some relevant applications of DNNs are defined by real-time safety-critical systems, which typically require the adoption of DNN accelerators that are usually implemented as systolic arrays. Assessing their reliability is not trivial and may depend on several factors such as the size of the array and the data precision. In this paper, we present a cross-layer framework for systolic array DNN accelerators described at RTL level allowing to inject faults at channel granularity for convolutional layers. The basic idea is to simulate the execution of the Channel Under Test (ChUT) at RTL level. Faulty outputs collected from the RTL simulation are then used at software level to complete the execution of the DNN and thus determine the impact of the injected faults at application level. Interestingly, the software execution is more than 100 times faster than the corresponding hardware simulation.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] SiFI-AI: A Fast and Flexible RTL Fault Simulation Framework Tailored for AI Models and Accelerators
    Hoefer, Julian
    Kempf, Fabian
    Hotfilter, Tim
    Kress, Fabian
    Harbaum, Tanja
    Becker, Juergen
    [J]. PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 287 - 292
  • [2] HGum: Messaging Framework for Hardware Accelerators
    Zhang, Sizhuo
    Angepat, Hari
    Chiou, Derek
    [J]. 2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,
  • [3] ALPRI-FI: A Framework for Early Assessment of Hardware Fault Resiliency of DNN Accelerators
    Mahmoud, Karim
    Nicolici, Nicola
    [J]. ELECTRONICS, 2024, 13 (16)
  • [4] Hardware attacks on ReRAM-based AI accelerators
    Heidary, Masoud
    Joardar, Biresh Kumar
    [J]. 17TH IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE, DCAS 2024, 2024,
  • [5] Securing AI Hardware: Challenges in Detecting and Mitigating Hardware Trojans in ML Accelerators
    Gubbi, Kevin Immanuel
    Kaur, Inderpreet
    Hashem, Abdallah
    Manoj, Sai P.D.
    Homayoun, Houman
    Sasan, Avesta
    Salehi, Soheil
    [J]. Midwest Symposium on Circuits and Systems, 2023, : 821 - 825
  • [6] The VINEYARD integrated framework for hardware accelerators in the cloud
    Kachris, Christoforos
    Soudris, Dimitrios
    Mavridis, Stelios
    Pavlidakis, Manolis
    Symeonidou, Christi
    Kozanitis, Christos
    Bilas, Angelos
    Fenacci, Damon
    Bogaraju, Sharatchandra Varma
    Vandierendonck, Hans
    Nikolopoulos, Dimitrios S.
    [J]. 2018 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS XVIII), 2018, : 236 - 243
  • [7] Hardware fault injection with UMLinux
    Buchacker, K
    Dal Cin, M
    Höxer, HJ
    Sieh, V
    Tschäche, O
    Waitz, M
    [J]. 2003 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2003, : 670 - 670
  • [8] Platform Generation for Edge AI Devices with Custom Hardware Accelerators
    Hielscher, Leon
    Bloeck, Alexander
    Viehl, Alexander
    Reiter, Sebastian
    Staiger, Marc
    Bringmann, Oliver
    [J]. 2021 IEEE 19TH INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS (INDIN), 2021,
  • [9] Exploiting the Potential of Approximate Arithmetic in DSP & AI Hardware Accelerators
    Leon, Vasileios
    Pekmestzi, Kiamal
    Soudris, Dimitrios
    [J]. 2021 31ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2021), 2021, : 263 - 264
  • [10] Technological Stack for Implementation of AI as a Service based on Hardware Accelerators
    Perepelitsyn, Artem
    Fesenko, Herman
    Kasapien, Yelyzaveta
    Kharchenko, Vyacheslav
    [J]. 2022 12TH INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS, SERVICES AND TECHNOLOGIES (DESSERT), 2022,