A 13-bit 70MS/s SAR-Assisted 2-bit/cycle Cyclic ADC with Offset Cancellation and Slack-Borrowing Logic

被引：1

作者：

Jiang, Rucheng ^{[1
]}

Wu, Han ^{[1
]}

Ng, Kian Ann ^{[2
]}

Tsai, Chne-Wuen ^{[1
]}

Yoo, Jerald ^{[1
,3
]}

机构：

[1] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore, Singapore

[2] Digipen Inst Technol, Singapore, Singapore

[3] N1 Inst Hlth, Singapore, Singapore

来源：

IEEE 49TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE, ESSCIRC 2023 | 2023年

关键词：

2-bit/cycle Cyclic ADC; offset cancellation; slack borrowing; SAR-assisted Cyclic ADC;

D O I：

10.1109/ESSCIRC59616.2023.10268690

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents an energy and area-efficient successive approximation register (SAR)-assisted cyclic analog-to-digital converter (ADC) architecture. The proposed hybrid ADC combines a 2-bit/cycle cyclic ADC with a slack-borrowing coarse SAR ADC. The proposed multiply-by-one cyclic ADC achieves low-power and 2-bit/cycle operation without any extra hardware cost. The simultaneous amplifier and comparator offset cancellation mitigates the 2nd-stage cyclic ADC offset. Clocked at 70MS/s, the proposed ADC consumes 0.88mW, yielding FoMS and FoMW of 175dB and 6.9fJ/conv, respectively.

引用

页码：281 / 284

页数：4

共 39 条

[31] A 13-bit 312.5-MS/s Pipelined SAR ADC With Open-Loop Integrator-Based Residue Amplifier and Gain-Stabilized Integration Time Generation
Ni, Meng
Wang, Xiao
Li, Fule
Wang, Zhihua
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (07) : 1416 - 1427
[32] A New 13-bit 100MS/s Full Differential Successive Approximation Register Analog to Digital Converter (SAR ADC) Using a Novel Compound R-2R/C Structure
Mandavi, Sina
Ghadimi, Esmail
2017 IEEE 4TH INTERNATIONAL CONFERENCE ON KNOWLEDGE-BASED ENGINEERING AND INNOVATION (KBEI), 2017, : 237 - 242
[33] A 0.8-1.2 V 10-50 MS/s 13-bit Subranging Pipelined-SAR ADC Using a Temperature-Insensitive Time-Based Amplifier
Zhang, Minglei
Noh, Kyoohyun
Fan, Xiaohua
Sanchez-Sinencio, Edgar
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (11) : 2991 - 3005
[34] A Calibration-Free 0.7-V 13-bit 10-MS/s Full-Analog SAR ADC with Continuous Time Feedforward Cascaded (CTFC) Op-Amps
Chang, Kwuang-Han
Hsieh, Chih-Cheng
2018 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC): PROCEEDINGS OF TECHNICAL PAPERS, 2018, : 249 - 252
[35] A 52-Gb/s ADC-Based PAM-4 Receiver With Comparator-Assisted 2-bit/Stage SAR ADC and Partially Unrolled DFE in 65-nm CMOS
Kiran, Shiva
Cai, Shengchang
Luo, Ying
Hoyos, Sebastian
Palermo, Samuel
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (03) : 659 - 671
[36] An 18-bit 2MS/s pipelined SAR ADC utilizing a sampling distortion cancellation circuit with-107dB THD at 100kHz
Hummerston, Derek
Hurrell, Peter
2017 SYMPOSIUM ON VLSI CIRCUITS, 2017, : C280 - C281
[37] A 12-b 2 MS/s R-C Two-Step SAR ADC with Bit-Cycling Time Control and LSB Correction Logic
Yang, Hyeokjoon
Lee, Hyunbae
Kim, Hanseul
Park, Sangwook
Burm, Jinwook
2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 238 - 239
[38] A 0.696-mW 9-bit 80-MS/s 2-b/cycle Nonbinary SAR ADC in 130-nm SOI CMOS
Zhao, Liang
Ding, Xiaobing
Yang, Jiaqi
Lin, Fujiang
PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), 2018, : 80 - 81
[39] A loop-unrolled assisted 9b 700 MS/s nonbinary 2b/cycle SAR ADC with time-based offset calibration
Huang, Yukai
Ding, Jiale
Li, Dengquan
Zhao, Xin
Liu, Shubin
Shen, Yi
Zhu, Zhangming
MICROELECTRONICS JOURNAL, 2022, 122

← 1 2 3 4 →