Simplified Compressor and Encoder Designs for Low-Cost Approximate Radix-4 Booth Multiplier

被引:10
|
作者
Park, Gunho [1 ]
Kung, Jaeha [2 ]
Lee, Youngjoo [1 ]
机构
[1] Pohang Univ Sci & Technol, Dept Elect Engn, Pohang 37673, South Korea
[2] Daegu Gyeongbuk Inst Sci & Technol, Dept Elect Engn & Comp Sci, Daegu 42988, South Korea
关键词
Approximate computing; approximate booth multiplier; approximate booth encoder; approximate compressor; LOW-POWER; AREA;
D O I
10.1109/TCSII.2022.3217696
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this brief, we present a novel design methodology of cost-effective approximate radix-4 Booth multipliers, which can significantly reduce the power consumption of error-resilient signal processing tasks. In contrast that the prior studies only focus on the approximation of either the partial product generation with encoders or the partial product reductions with compressors, the proposed method considers two major processing steps jointly by forcing the generated error directions to be opposite to each other. As the internal errors are naturally balanced to have zero mean, as a result, the proposed approximate Booth multiplier can minimize the required processing energy under the same number of approximate bits compared to the previous designs. Simulation results on FIR filtering and image classification applications reveal that the proposed approximate Booth multiplier shows the most attractive energy-performance trade-offs, achieving 28% and 34% of energy reduction compared to the exact Booth multiplier, respectively, with negligible accuracy loss.
引用
收藏
页码:1154 / 1158
页数:5
相关论文
共 50 条
  • [31] A comparison of layout implementations of pipelined and non-pipelined signed radix-4 array multiplier and modified booth multiplier architectures
    de Oliveira, Leonardo L.
    Santos, Cristiano
    Ferrao, Daniel
    Costa, Eduardo
    Monteiro, Jose
    Martins, Joao Baptista
    Bampi, Sergio
    Reis, Ricardo
    VLSI-SOC: FROM SYSTEMS TO SILICON, 2007, 240 : 25 - +
  • [32] A Low Power High Performance Radix-4 Approximate Squaring Circuit
    Datla, Satyendra R.
    Thornton, Mitchell A.
    Matula, David W.
    2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 91 - 97
  • [33] Circuit Level Realization of Low Latency Radix-4 Booth Scheme for Parallel Multipliers
    Ali Rahnamaei
    Gholamreza Zare Fatin
    Proceedings of the National Academy of Sciences, India Section A: Physical Sciences, 2022, 92 : 293 - 301
  • [34] Circuit Level Realization of Low Latency Radix-4 Booth Scheme for Parallel Multipliers
    Rahnamaei, Ali
    Fatin, Gholamreza Zare
    PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES INDIA SECTION A-PHYSICAL SCIENCES, 2022, 92 (02) : 293 - 301
  • [35] Efficient Radix-4 Approximated Modified Booth Multiplier for Signal Processing and Computer Vision: A Probabilistic Design Approach
    Gowda, Bindu G.
    Prashanth, H. C.
    Muralidhara, V. N.
    Rao, Madhav
    2024 25TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED 2024, 2024,
  • [36] Area-delay efficient Radix-4 8x8 Booth multiplier for DSP applications
    Singhal, Subodh K.
    Patel, Sujit K.
    Mahajan, Anurag
    Saxena, Gaurav
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2021, 29 (04) : 2012 - 2028
  • [37] Design and implementation of scalable low power radix-4 Montgomery modular multiplier
    Ibrahim, A. A.
    Elsimary, H. A.
    Nassar, A. M.
    2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : 395 - +
  • [38] LCAM: Low-Cost Approximate Multiplier Design on FPGA
    Shu, Mingyu
    Liu, Qiang
    2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), 2022, : 311 - 311
  • [39] Low-Cost and High-Performance 8 × 8 Booth Multiplier
    Naga Venkata Vijaya Krishna Boppana
    Jeevani Kommareddy
    Saiyu Ren
    Circuits, Systems, and Signal Processing, 2019, 38 : 4357 - 4368
  • [40] Array hybrid multiplier versus modified booth multiplier: Comparing area and power consumption of layout implementations of signed radix-4 architectures
    de Oliveira, LL
    Costa, E
    Bampi, S
    Baptista, J
    Monteiro, J
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 213 - 216