共 50 条
- [41] Selecting and mapping test sequences from formal specifications of concurrent programs IEEE HIGH-ASSURANCE SYSTEMS ENGINEERING WORKSHOP, PROCEEDINGS, 1997, : 112 - 119
- [42] Towards testing SDL specifications:: Models and fault coverage for concurrent timers FORMAL TECHNIQUES FOR NETWORKED AND DISTRIBUTED SYSTEMS - FORTE 2003, 2003, 2767 : 273 - 288
- [44] Approximating the Value of a Concurrent Reachability Game in the Polynomial Time Hierarchy ALGORITHMS AND COMPUTATION, 2013, 8283 : 457 - 467
- [45] Verifying concurrent probabilistic systems using probabilistic-epistemic logic specifications Applied Intelligence, 2016, 45 : 747 - 776
- [47] Hierarchical Control of Concurrent Discrete Event Systems with Linear Temporal Logic Specifications IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2018, E101A (02): : 313 - 321
- [49] A NEW RIGOROUS APPROACH FOR MODELING AND REFINING CONCURRENT BEHAVIOR IN JS']JSD SPECIFICATIONS STRUCTURED PROGRAMMING, 1992, 13 (01): : 11 - 21
- [50] Making abstract specifications concrete to end-users: the visual workshop hierarchy strategy IEEE 2002 SYMPOSIA ON HUMAN CENTRIC COMPUTING LANGUAGES AND ENVIRONMENTS, PROCEEDINGS, 2002, : 43 - 45