THD Minimization and Reliability Analysis of Cascaded Multilevel Inverter

被引:1
|
作者
Kavitha, R. [1 ]
机构
[1] Kumaraguru Coll Technol, Dept Elect & Elect Engn, Coimbatore, Tamilnadu, India
关键词
Multi-level inverter; PSO; THD; MTTF; reliability; SELECTIVE HARMONIC ELIMINATION; STRATEGIES; TOPOLOGIES; ALGORITHM;
D O I
10.1142/S0218126623501815
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Inverters are DC to AC power converters that are widely used in AC motor drives and distributed energy generation systems. Multi-Level Inverters (MLIs) have emerged as the preferred inverter technology because of their advantages of reduced switching losses and better harmonic profile. This paper deals with the Minimization of Total Harmonic Distortion (MTHD) of Symmetric Cascaded H-bridge Multi-Level Inverter (SCMLI) and Asymmetric Cascaded H-bridge Multi-Level Inverter (ACMLI). A hybrid memetic algorithm composed of heuristic PSO (Particle Swarm Optimization) algorithm and traditional MAS (Mesh Adaptive direct Search) is proposed to optimize the switching angles. In Photo Voltaic (PV) system, the input DC voltage generally varies from its nominal value due to the change in temperature and irradiance. Thus, the sensitivity analysis of THD and harmonics is also carried out considering the variations with non-integer magnitudes of input DC sources. The experimental prototype of SCMLI and ACMLI topology is developed and validated with simulation results. The reliability and Mean Time to Failure (MTTF) of SCMLI and ACMLI are investigated based on power losses of the MOSFET and thermal parameters.
引用
收藏
页数:17
相关论文
共 50 条
  • [1] THD Minimization in a Seven-Level Multilevel Inverter Using the TLBO Algorithm
    Diaz, Kenia Yadira Gomez
    Aldaco, Susana Estefany de Leon
    Alquicira, Jesus Aguayo
    Valdes, Luis Gerardo Vela
    ENG, 2023, 4 (03): : 1761 - 1786
  • [2] A dual-mode cascaded H-bridge multilevel inverter for improving THD
    Roy Francis
    D. Meganathan
    Electrical Engineering, 2019, 101 : 225 - 237
  • [3] A dual-mode cascaded H-bridge multilevel inverter for improving THD
    Francis, Roy
    Meganathan, D.
    ELECTRICAL ENGINEERING, 2019, 101 (01) : 225 - 237
  • [4] THD Analysis of a Seven, Nine, and Eleven Level Cascaded H-Bridge Multilevel Inverter for Different Loads
    Sahu, Manoj Kumar
    Biswal, Madhusmita
    Malla, Jagan Mohana Rao
    TEHNICKI GLASNIK-TECHNICAL JOURNAL, 2020, 14 (04): : 514 - 523
  • [5] Analysis of THD and output voltage performance for cascaded multilevel inverter using carrier pulse width modulation techniques
    Palanivel, P.
    Dash, S. S.
    IET POWER ELECTRONICS, 2011, 4 (08) : 951 - 958
  • [6] Capacitor Voltage Balancing and THD Analysis in ANPC Multilevel Inverter
    Mehta, Pavan
    Kumar, Mayank
    2018 IEEMA ENGINEER INFINITE CONFERENCE (ETECHNXT), 2018,
  • [7] Analysis & Reduction Of THD In Multilevel Inverter Using PSO Algorithm
    Jasper, S. Sherin
    Priyanka, K.
    2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
  • [8] Three Phase Improved Cascaded Multilevel Inverter Fed Induction Motor Drives For THD Reduction
    Narsale, Dipak
    Dhamse, S. S.
    PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON GREEN COMPUTING AND INTERNET OF THINGS (ICGCIOT 2018), 2018, : 84 - 88
  • [9] ANFIS-PSO-Based Optimization for THD Reduction in Cascaded Multilevel Inverter UPS Systems
    Vargas, Oscar Sanchez
    Valdes, Luis Gerardo Vela
    Borunda, Monica
    Lozoya-Ponce, Ricardo Eliu
    Alquicira, Jesus Aguayo
    Aldaco, Susana Estefany De Leon
    ELECTRONICS, 2024, 13 (22)
  • [10] Minimization of THD in Multilevel Inverter's Output Voltage Waveform Using Imperialist Competitive Algorithm
    Etesami, M. H.
    Farokhnia, N.
    Fathi, S. H.
    2011 6TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA), 2011, : 2216 - 2221