Thermal-aware application mapping using genetic and fuzzy logic techniques for minimizing temperature in three-dimensional network-on-chip

被引:0
|
作者
Asadzadeh, Farzaneh [1 ]
Reza, Akram [2 ]
Reshadi, Midia [1 ]
Khademzadeh, Ahmad [3 ]
机构
[1] Islamic Azad Univ, Dept Comp Engn, Sci & Res Branch, Tehran, Iran
[2] Islamic Azad Univ, Dept Comp Engn, Shahr E Qods Branch, Tehran, Iran
[3] Iran Telecommun Res Ctr, Tehran, Iran
来源
JOURNAL OF SUPERCOMPUTING | 2024年 / 80卷 / 08期
关键词
3D chip; Core mapping; Hot spot; Temperature-aware core mapping; The three-dimensional network architecture; TASK ALLOCATION; ENERGY; ALGORITHM;
D O I
10.1007/s11227-023-05869-x
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
3D integration is one of the scalable multiprocessor design solutions. The main challenge in 3D design is temperature traps, especially in the upper layers and hot spots. The current studies present solutions for solving temperature and hotspot problems in topology, routing, and mapping levels. Accordingly, the characteristics of temperature-aware core mapping are beneficial for dealing with the challenges of 3D chips. In this paper, the core temperature is modeled based on processing, communication power, neighbor node temperature, distance from the heat sink, and hotspot node. To find the optimal solution, this paper proposes thermal-aware application mapping techniques using genetic algorithms and fuzzy logic to minimize peak temperatures in 3D network-on-chip (NoC) architectures. Fitness functions include the above parameters with the same weight (GSM) and the fitness function with fuzzy logic by considering the effect of distance from heat sink (GFM1) and heat sink distance and the number of neighbor's core (GFM2). Specifically, the fuzzy logic-based GFM1 algorithm demonstrates superior performance over the genetic algorithm-driven GSM approach in reducing power consumption and energy costs associated with inter-core communication traffic. Across the different traffic patterns tested, GFM1 consistently achieves lower energy expenditure, with reductions upward of 50% compared to GSM. This underlines the strengths of the fuzzy technique in enabling thermal-aware mapping to minimize chip temperatures in the presence of intensive workloads and communication. In essence, the key takeaway is that GFM1 outperforms GSM in the context of power and energy metrics linked to handling on-chip traffic between processing cores.
引用
收藏
页码:11214 / 11240
页数:27
相关论文
共 33 条
  • [21] A fault-tolerant design of faults and congestion-aware router in Three-dimensional Network-on-Chip
    Ouyang, Y.-M. (oyymbox@163.com), 1600, Chinese Institute of Electronics (41):
  • [22] Thermal Variance-Aware Application Mapping for Mesh Based Network-on-Chip Design Using Kernighan-Lin Partitioning
    Manna, Kanchan
    Choubey, Vedic
    Chattopadhyay, Santanu
    Sengupta, Indranil
    2014 INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND GRID COMPUTING (PDGC), 2014, : 274 - 279
  • [23] Bio-Inspired Thermal Management Techniques for Three Dimensional Heterogeneous Stacked Network-on-Chip Systems
    Dash, Ranjita Kumari
    Risco-Martin, Jose L.
    Turuk, Ashok Kumar
    Ayala, Jose L.
    2016 INTERNATIONAL CONFERENCE ON BIO-ENGINEERING FOR SMART TECHNOLOGIES (BIOSMART), 2016,
  • [24] A new efficient multi-task applications mapping for three-dimensional Network-on-Chip based MPSoC
    Gaffour, Khadidja
    Benhaoua, Mohammed Kamel
    Benyamina, Abou El Hassan
    Singh, Amit Kumar
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2021, 33 (10):
  • [25] Temperature-aware multi-application mapping on network-on-chip based many-core systems
    Cao, Shan
    Salcic, Zoran
    Li, Zhaolin
    Wei, Shaojun
    Ding, Yingtao
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 46 : 149 - 160
  • [26] 3D-Cool: Design and Development of Adaptive Thermal-Aware Three-Dimensional NoC-Based Multiprocessor Chip
    Pagracious, Vinod
    Dash, Ranjitha
    Turuk, Ashok Kumar
    PROCEEDINGS 2018 IEEE SYMPOSIUM IN LOW-POWER AND HIGH-SPEED CHIPS (COOL CHIPS), 2018,
  • [27] Floorplan-aware application-specific network-on-chip topology synthesis using genetic algorithm technique
    G. Lai
    X. Lin
    The Journal of Supercomputing, 2012, 61 : 418 - 437
  • [28] Traffic-Thermal Mutual-Coupling Co-Simulation Platform for Three-Dimensional Network-on-Chip
    Jheng, Kai-Yuan
    Chao, Chih-Hao
    Wang, Hao-Yu
    Wu, An-Yeu
    2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 135 - 138
  • [29] Floorplan-aware application-specific network-on-chip topology synthesis using genetic algorithm technique
    Lai, G.
    Lin, X.
    JOURNAL OF SUPERCOMPUTING, 2012, 61 (03): : 418 - 437
  • [30] Energy-aware Application Mapping onto 3D Mesh-Based Network-on-Chip using Heuristic Mapping Algorithms
    Kiran, K. A.
    Jacob, Jaison
    JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2025, 31 (02) : 136 - 158