共 33 条
- [21] A fault-tolerant design of faults and congestion-aware router in Three-dimensional Network-on-Chip Ouyang, Y.-M. (oyymbox@163.com), 1600, Chinese Institute of Electronics (41):
- [22] Thermal Variance-Aware Application Mapping for Mesh Based Network-on-Chip Design Using Kernighan-Lin Partitioning 2014 INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND GRID COMPUTING (PDGC), 2014, : 274 - 279
- [23] Bio-Inspired Thermal Management Techniques for Three Dimensional Heterogeneous Stacked Network-on-Chip Systems 2016 INTERNATIONAL CONFERENCE ON BIO-ENGINEERING FOR SMART TECHNOLOGIES (BIOSMART), 2016,
- [24] A new efficient multi-task applications mapping for three-dimensional Network-on-Chip based MPSoC CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2021, 33 (10):
- [26] 3D-Cool: Design and Development of Adaptive Thermal-Aware Three-Dimensional NoC-Based Multiprocessor Chip PROCEEDINGS 2018 IEEE SYMPOSIUM IN LOW-POWER AND HIGH-SPEED CHIPS (COOL CHIPS), 2018,
- [27] Floorplan-aware application-specific network-on-chip topology synthesis using genetic algorithm technique The Journal of Supercomputing, 2012, 61 : 418 - 437
- [28] Traffic-Thermal Mutual-Coupling Co-Simulation Platform for Three-Dimensional Network-on-Chip 2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 135 - 138
- [29] Floorplan-aware application-specific network-on-chip topology synthesis using genetic algorithm technique JOURNAL OF SUPERCOMPUTING, 2012, 61 (03): : 418 - 437