Thermal-aware application mapping using genetic and fuzzy logic techniques for minimizing temperature in three-dimensional network-on-chip

被引:0
|
作者
Asadzadeh, Farzaneh [1 ]
Reza, Akram [2 ]
Reshadi, Midia [1 ]
Khademzadeh, Ahmad [3 ]
机构
[1] Islamic Azad Univ, Dept Comp Engn, Sci & Res Branch, Tehran, Iran
[2] Islamic Azad Univ, Dept Comp Engn, Shahr E Qods Branch, Tehran, Iran
[3] Iran Telecommun Res Ctr, Tehran, Iran
来源
JOURNAL OF SUPERCOMPUTING | 2024年 / 80卷 / 08期
关键词
3D chip; Core mapping; Hot spot; Temperature-aware core mapping; The three-dimensional network architecture; TASK ALLOCATION; ENERGY; ALGORITHM;
D O I
10.1007/s11227-023-05869-x
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
3D integration is one of the scalable multiprocessor design solutions. The main challenge in 3D design is temperature traps, especially in the upper layers and hot spots. The current studies present solutions for solving temperature and hotspot problems in topology, routing, and mapping levels. Accordingly, the characteristics of temperature-aware core mapping are beneficial for dealing with the challenges of 3D chips. In this paper, the core temperature is modeled based on processing, communication power, neighbor node temperature, distance from the heat sink, and hotspot node. To find the optimal solution, this paper proposes thermal-aware application mapping techniques using genetic algorithms and fuzzy logic to minimize peak temperatures in 3D network-on-chip (NoC) architectures. Fitness functions include the above parameters with the same weight (GSM) and the fitness function with fuzzy logic by considering the effect of distance from heat sink (GFM1) and heat sink distance and the number of neighbor's core (GFM2). Specifically, the fuzzy logic-based GFM1 algorithm demonstrates superior performance over the genetic algorithm-driven GSM approach in reducing power consumption and energy costs associated with inter-core communication traffic. Across the different traffic patterns tested, GFM1 consistently achieves lower energy expenditure, with reductions upward of 50% compared to GSM. This underlines the strengths of the fuzzy technique in enabling thermal-aware mapping to minimize chip temperatures in the presence of intensive workloads and communication. In essence, the key takeaway is that GFM1 outperforms GSM in the context of power and energy metrics linked to handling on-chip traffic between processing cores.
引用
收藏
页码:11214 / 11240
页数:27
相关论文
共 33 条
  • [1] Thermal-aware application mapping using genetic and fuzzy logic techniques for minimizing temperature in three-dimensional network-on-chip
    Farzaneh Asadzadeh
    Akram Reza
    Midia Reshadi
    Ahmad Khademzadeh
    The Journal of Supercomputing, 2024, 80 : 11214 - 11240
  • [2] Traffic-and Thermal-Aware Routing for Throttled Three-Dimensional Network-on-Chip Systems
    Lin, Shu-Yen
    Yin, Tzu-Chu
    Wang, Hao-Yu
    Wu, An-Yeu
    2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 320 - 323
  • [3] Thermal-Aware Application Mapping Strategy for Network-on-Chip Based System Design
    Manna, Kanchan
    Mukherjee, Priyajit
    Chattopadhyay, Santanu
    Sengupta, Indranil
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (04) : 528 - 542
  • [4] An efficient energy and thermal-aware mapping for regular network-on-chip
    Xu, Changqing
    Liu, Yi
    Zhu, Zhangming
    Yang, YinTang
    IEICE ELECTRONICS EXPRESS, 2017, 14 (17):
  • [5] Traffic- and Thermal-aware Adaptive Beltway Routing for Three Dimensional Network-on-Chip Systems
    Chen, Kun-Chih
    Kuo, Che-Chuan
    Hung, Hui-Shun
    Wu, An-Yeu
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1660 - 1663
  • [6] A Thermal-aware Application Specific Routing Algorithm for Network-on-Chip Design
    Qian, Zhiliang
    Tsui, Chi-Ying
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [7] A Thermal-Aware Mapping Algorithm for 3D Mesh Network-on-Chip Architecture
    Feng, Gui
    Ge, Fen
    Yu, Shuang
    Wu, Ning
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [8] Thermal-aware Design and Test Techniques for Two-and Three-Dimensional Networks-on-Chip
    Manna, Kanchan
    Chattopadhyay, Santanu
    Sengupta, Indranil
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 583 - 586
  • [9] Thermal-Aware Task Mapping on Dynamically Reconfigurable Network-on-Chip Based Multiprocessor System-on-Chip
    Liu, Weichen
    Yang, Lei
    Jiang, Weiwen
    Feng, Liang
    Guan, Nan
    Zhang, Wei
    Dutt, Nikil
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (12) : 1818 - 1834
  • [10] THAMON: Thermal-aware High-performance Application Mapping onto Opto-electrical network-on-chip
    Abdollahi, Meisam
    Firouzabadi, Yasaman
    Dehghani, Fatemeh
    Mohammadi, Siamak
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 121