LMM: A Fixed-Point Linear Mapping Based Approximate Multiplier for IoT

被引:1
|
作者
Qian, Wei-Kang [1 ]
Chen, Ke [2 ]
Liu, Wei-Qiang [2 ]
Li, Hua-Wei [3 ]
机构
[1] Shanghai Jiao Tong Univ, Univ Michigan Shanghai Jiao Tong Univ Joint Inst, Shanghai, Peoples R China
[2] Nanjing Univ Aeronaut & Astronaut, Coll Elect & Informat Engn, Nanjing, Peoples R China
[3] Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China
关键词
approximate computing; fixed-point; linear mapping; multiplier; Internet of Things (IoT);
D O I
10.1007/s11390-023-2572-8
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The development of IoT (Internet of Things) calls for circuit designs with energy and area efficiency for edge devices. Approximate computing which trades unnecessary computation precision for hardware cost savings is a promising direction for error-tolerant applications. Multipliers, as frequently invoked basic modules which consume non-trivial hardware costs, have been introduced approximation to achieve distinct energy and area savings for data-intensive applications. In this paper, we propose a fixed-point approximate multiplier that employs a linear mapping technique, which enables the configurability of approximation levels and the unbiasedness of computation errors. We then introduce a dynamic truncation method into the proposed multiplier design to cover a wider and more fine-grained configuration range of approximation for more flexible hardware cost savings. In addition, a novel normalization module is proposed for the required shifting operations, which balances the occupied area and the critical path delay compared with normal shifters. The introduced errors of our proposed design are analyzed and expressed by formulas which are validated by experimental results. Experimental evaluations show that compared with accurate multipliers, our proposed approximate multiplier design provides maximum area and power savings up to 49.70% and 66.39% respectively with acceptable computation errors.
引用
收藏
页码:298 / 308
页数:11
相关论文
共 50 条
  • [21] Scaled AAN for Fixed-Point Multiplier-Free IDCT
    Zhu, P. P.
    Liu, J. G.
    Dai, S. K.
    Wang, G. Y.
    EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2009,
  • [22] FIXED-POINT THEOREMS OF A CONTRACTIVE TYPE MAPPING
    DING, XP
    KEXUE TONGBAO, 1982, 27 (04): : 370 - 373
  • [23] Approximate Solutions of a Fixed-Point Problem with an Algorithm Based on Unions of Nonexpansive Mappings
    Zaslavski, Alexander J.
    MATHEMATICS, 2023, 11 (06)
  • [24] Technology Optimized Fixed-Point Bit-Parallel Multiplier for LUT based FPGAs
    Khurshid, Burhan
    Nazir, Liyaqat
    Mir, Roohie Naaz
    2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 316 - 321
  • [25] APPROXIMATE DETERMINATION OF FIXED-POINT OF PSEUDO-CONTRACTANT APPLICATION
    MARTINET
    COMPTES RENDUS HEBDOMADAIRES DES SEANCES DE L ACADEMIE DES SCIENCES SERIE A, 1972, 274 (02): : 163 - &
  • [26] SCHAUDER'S FIXED-POINT THEOREM IN APPROXIMATE CONTROLLABILITY PROBLEMS
    Babiarz, Artur
    Klamka, Jerzy
    Niezabitowski, Michal
    INTERNATIONAL JOURNAL OF APPLIED MATHEMATICS AND COMPUTER SCIENCE, 2016, 26 (02) : 263 - 275
  • [27] On high-performance parallel decimal fixed-point multiplier designs
    Zhu, Ming
    Jiang, Yingtao
    Yang, Mei
    Chen, Tianding
    COMPUTERS & ELECTRICAL ENGINEERING, 2014, 40 (07) : 2126 - 2138
  • [28] Signed Fixed-Point Multiplier for DSP using Vertically and Crosswise algorithm
    Ashwath, M.
    Premananda, B. S.
    2013 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND NETWORKING TECHNOLOGIES (ICCCNT), 2013,
  • [29] Technology optimised fixed-point bit-parallel multiplier for LUT-based FPGAs
    Khurshid B.
    Naaz R.
    Int. J. High Perform. Syst. Archit., 1 (28-35): : 28 - 35
  • [30] RANDOM FIXED-POINT THEOREM FOR A MULTIVALUED CONTRACTION MAPPING
    ITOH, S
    PACIFIC JOURNAL OF MATHEMATICS, 1977, 68 (01) : 85 - 90