Quantum Combinational Logics and their Realizations with Circuits

被引:0
|
作者
Tong, Xiaoxue [1 ]
Chen, Tian [1 ]
Pan, Naiqiao [1 ]
Zhang, Xiangdong [1 ]
机构
[1] Beijing Inst Technol, Key Lab Adv Optoelect Quantum Architecture & Measu, Minist Educ, Beijing Key Lab Nanophoton & Ultrafine Optoelect S, Beijing 100081, Peoples R China
基金
中国国家自然科学基金;
关键词
classical logic circuit; exponential speedup; quantum combinational logic circuits; quantum NAND tree; quantum walk;
D O I
10.1002/qute.202300251
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Classical combinational logic circuits (CCLCs) are widely used in various fields. Corresponding to the CCLCs, here schemes are given for some quantum combinational logic circuits (QCLCs) based on the quantum NAND tree. Three typical circuits, adder, comparator, and seven-segment display decoder, are discussed in detail as examples. All the designs of the schemes are based on the quantum random walk theory. Furthermore, these QCLCs are mapped onto the classical circuit networks and design new types of CCLCs, and take advantage of the fact that there is a good correspondence between the voltage in the circuit satisfying Kirchhoff's law and the system wave function satisfying the Schrodinger equation. These CCLCs that are designed have exponential speedup functions compared with conventional ones, which have been demonstrated experimentally. Because classical circuit networks possess good scalability and stability, the realization of QCLCs on classical circuits is expected to have potential applications for information processing in the era of big data. Schemes are given for some quantum combinational logic circuits (QCLCs) based on the quantum NAND tree. Three typical circuits, adder, comparator, and seven-segment display decoder, are discussed in detail as examples. All the designs of the schemes are based on the quantum random walk theory. The realization of QCLCs on classical circuits is expected to have potential applications for information processing.image
引用
收藏
页数:8
相关论文
共 50 条
  • [1] MACROSCOPIC REALIZATIONS OF QUANTUM-LOGICS
    GRIB, AA
    ZAPATRIN, RR
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 1992, 31 (09) : 1669 - 1687
  • [2] Realizations of standard quantum computational circuits by adiabatic evolution
    Zobov, V. E.
    Ermilov, A. S.
    THEORETICAL AND MATHEMATICAL PHYSICS, 2007, 150 (03) : 393 - 402
  • [3] Realizations of standard quantum computational circuits by adiabatic evolution
    V. E. Zobov
    A. S. Ermilov
    Theoretical and Mathematical Physics, 2007, 150 : 393 - 402
  • [4] A Quantum Variational Approach to Debugging Combinational Logic Circuits
    Demetriou, Peter
    Haupt, Conrad J.
    Nixon, Ken J.
    2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 422 - 427
  • [5] Quantum 2-Player Games and Realizations with Circuits
    Zhang, Jinliang
    Chen, Tian
    Deng, Wenyuan
    Tong, Xiaoxue
    Zhang, Xiangdong
    Research, 2024, 7
  • [6] TESTABLE REALIZATIONS FOR FET STUCK-OPEN FAULTS IN CMOS COMBINATIONAL LOGIC-CIRCUITS
    REDDY, SM
    REDDY, MK
    IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (08) : 742 - 754
  • [7] TESTABLE REALIZATIONS FOR FET STUCK-OPEN FAULTS IN CMOS COMBINATIONAL LOGIC CIRCUITS.
    Reddy, Sudhakar M.
    Reddy, Madhukar K.
    IEEE Transactions on Computers, 1986, C-35 (08) : 742 - 754
  • [8] Test generation for combinational quantum cellular automata (QCA) circuits
    Gupta, Pallav
    Jha, Niraj K.
    Lingappan, Loganathan
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 309 - +
  • [9] Design of Combinational Logic circuits for Low power Reversible Logic circuits in Quantum Cellular Automata
    Anand, I. Vivek
    Kamaraj, A.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [10] Provability and Interpretability Logics with Restricted Realizations
    Icard, Thomas F.
    Joosten, Joost J.
    NOTRE DAME JOURNAL OF FORMAL LOGIC, 2012, 53 (02) : 133 - 154