A high efficiency buck converter based on PLL for frequency stabilization

被引：2
|
作者：
Yang, Huang -Hong [1 ]
Wu, Hua [1 ]
Zhang, An -An [1 ]
Cao, Xian-Guo [1 ]
机构：
[1] Gannan Normal Univ, Ganzhou, Peoples R China
来源：
MICROELECTRONICS JOURNAL | 2023年 / 142卷
基金：
中国国家自然科学基金;
关键词：
Buck converter; Phase-locked loop(PLL); Frequency stabilization; Adaptive on time(AOT); High conversion efficiency; REDUCTION; SCHEME;
D O I：
10.1016/j.mejo.2023.105987
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A high efficiency Buck converter circuit based on Phase-locked loop (PLL) to achieve frequency stabilization is proposed to solve the problems of reduced converter efficiency, unstable output and high electromagnetic interference caused by unstable switching frequency. Since the increase of load current increases the switching frequency in the conventional adaptive on-time (AOT) control, a phase-locked loop is designed to achieve the switching frequency stabilization by forming a negative feedback. In addition, a bootstrap high-voltage gate driver circuit is designed to drive the dual NMOS power tubes in order to achieve high conversion efficiency and optimize the chip area. The proposed Buck circuit is simulated and verified based on SMIC 0.18 mu m CMOS 2P4M process, with an input voltage of 2.5V-5.5V, an output voltage of 0.8V-4V, a switching frequency variation rate of only 8.5 kHz/A over the load range of 0.5A-3A, and a peak efficiency of 94.8 % over the full load range is achieved, and the undershoot/overshoot recovery time of the load transient response is only 5.4 mu s and 6.9 mu s.
引用
收藏
页数：9
相关论文
共 50 条
  • [41] High-Frequency Noise Suppression in a Buck-Converter System Based on SiC Devices
    Takahashi, Shotaro
    Ogasawara, Satoshi
    Takemoto, Masatsugu
    Orikawa, Koji
    Tamate, Michio
    2019 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2019, : 2859 - 2866
  • [42] Buck Converter Modeling in High Frequency using Several Transfer Function-based Approaches
    Shiri, Imen
    Lefteriu, Sanda
    Labarre, Cecile
    ICINCO: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS, VOL 1, 2019, : 722 - 729
  • [43] Synchronous Rectifiers Enable High Efficiency for Buck-Boost Converter
    Shynkarenko, Yurii
    Klyuchnyk, Igor
    PROCEEDINGS OF IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2013), 2013,
  • [44] High speed frequency synthesizer based on PLL
    Efstathiou, KA
    Papadopoulos, G
    Kalivas, GA
    ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 627 - 630
  • [45] Double-Frequency Buck Converter
    Du, Xiong
    Zhou, Luowei
    Tai, Heng-Ming
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2009, 56 (05) : 1690 - 1698
  • [46] A novel resonant gate driver for high frequency synchronous buck converter
    Yao, KW
    Lee, FC
    APEC 2001: SIXTEENTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 2, 2001, : 280 - 286
  • [47] Circuit Design Considerations for Integrated High Switching Frequency Buck Converter
    Orabi, Mohamed
    INTELEC 09 - 31ST INTERNATIONAL TELECOMMUNICATIONS ENERGY CONFERENCE, 2009, : 134 - 139
  • [48] A novel soft switching technique for special buck converter with high power and high efficiency
    Zhang, Weiping
    Zhang, Xiaoqiang
    Chen, Zhengeng
    Liu, Yuanchao
    Zhao, Xuesun
    TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 1251 - +
  • [49] High efficiency DCM buck converter with dynamic logic based adaptive switch-time control
    Sujan K. Manohar
    Poras T. Balsara
    Analog Integrated Circuits and Signal Processing, 2015, 84 : 455 - 469
  • [50] High efficiency DCM buck converter with dynamic logic based adaptive switch-time control
    Manohar, Sujan K.
    Balsara, Poras T.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 84 (03) : 455 - 469
12345