High-speed SABER key encapsulation mechanism in 65nm CMOS

被引：8
|
作者：
Imran, Malik [1 ]
Almeida, Felipe [1 ]
Basso, Andrea [2 ]
Roy, Sujoy Sinha [3 ]
Pagliarini, Samuel [1 ]
机构：
[1] Tallinn Univ Technol, Dept Comp Syst, Tallinn, Estonia
[2] Univ Birmingham, Sch Comp Sci, Birmingham, England
[3] Graz Univ Technol, IAIK, Graz, Austria
来源：
JOURNAL OF CRYPTOGRAPHIC ENGINEERING | 2023年 / 13卷 / 04期
基金：
欧盟地平线“2020”;
关键词：
ASIC; Post-quantum; Crypto accelerator; Silicon-proven; SABER;
D O I：
10.1007/s13389-023-00316-2
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Quantum computers will break cryptographic primitives that are based on integer factorization and discrete logarithm problems. SABER is a key agreement scheme based on the Learning With Rounding problem that is quantum-safe, i.e., resistant to quantum computer attacks. This article presents a high-speed silicon implementation of SABER in a 65nm technology as an Application Specific Integrated Circuit. The chip measures 1mm(2) in size and can operate at a maximum frequency of 715MHz at a nominal supply voltage of 1.2V. Our chip takes 10, 9.9 and 13 mu s for the computation of key generation, encapsulation, and decapsulation operations of SABER. The average power consumption of the chip is 153.6mW. Physical measurements reveal that our design is 8.96x (for key generation), 11.80x (for encapsulation), and 11.23x (for decapsulation) faster than the best known silicon-proven SABER implementation.
引用
收藏
页码：461 / 471
页数：11
相关论文
共 50 条
  • [21] High performance 30nm bulk CMOS for 65nm technology node(CMOS5)
    Morifuji, E
    Kanda, M
    Yanagiya, N
    Matsuda, S
    Inaba, S
    Okano, K
    Takahashi, K
    Nishigori, M
    Tsuno, H
    Yamamoto, T
    Hiyama, K
    Takayanagi, M
    Oyamatsu, H
    Yamada, S
    Noguchi, T
    Kakumu, M
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 655 - 658
  • [22] Low-Leakage and Low-Power Implementation of High-Speed 65nm Logic Gates
    Wu, Tsung-Yi
    Lu, Liang-Ying
    Liang, Cheng-Hsun
    EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 37 - 40
  • [23] High performance 25 nm gate CMOSFETs for 65nm node high speed MPUs
    Goto, K
    Tagawa, Y
    Ogta, H
    Morioka, H
    Pidin, S
    Momiyama, Y
    Kokura, Y
    Inagaki, S
    Tamura, N
    Hori, M
    Mori, T
    Kase, M
    Hashimoto, K
    Kojima, M
    Sugii, T
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 623 - 626
  • [24] High-Speed Active Quench and Reset Circuit for SPAD in a Standard 65 nm CMOS Technology
    Jiang, Wei
    Scott, Ryan
    Deen, M. Jamal
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2021, 33 (24) : 1431 - 1434
  • [25] Cascode Cross-Coupled Stage High-Speed Dynamic Comparator in 65 nm CMOS
    Krishna, Komala
    Nambath, Nandakumar
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (07) : 1083 - 1086
  • [26] A Compact 67 GHz Oscillator in 65nm CMOS
    Pepe, Domenico
    Zito, Domenico
    2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
  • [27] 65nm CMOS technology for low power applications
    Steegen, A
    Mo, R
    Sun, RMMC
    Eller, M
    Leake, G
    Vietzke, D
    Tilke, A
    Guarin, F
    Fischer, A
    Pompl, T
    Massey, G
    Vayshenker, A
    Tan, WL
    Ebert, A
    Lin, W
    Gao, W
    Lian, J
    Kim, JP
    Wrschka, P
    Yang, JH
    Ajmera, A
    Knoefler, R
    Teh, YW
    Jamin, F
    Park, JE
    Hooper, K
    Griffin, C
    Nguyen, P
    Klee, V
    Ku, V
    Baiocco, C
    Johnson, G
    Tai, L
    Benedict, J
    Scheer, S
    Zhuang, H
    Ramanchandran, V
    Matusiewicz, G
    Lin, YH
    Siew, YK
    Zhang, F
    Leong, LS
    Liewl, SL
    Park, KC
    Lee, KW
    Hong, DH
    Choi, SM
    Kaltalioglu, E
    Kim, SO
    Naujok, M
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 69 - 72
  • [28] 60 GHz transmitter circuits in 65nm CMOS
    Valdes-Garcia, Alberto
    Reynolds, Scott
    Plouchart, Jean-Oliver
    2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 583 - 586
  • [29] Advanced Spice Modeling for 65nm CMOS Technology
    Yang, Lianfeng
    Cui, Meng
    Ma, James
    He, Jia
    Wang, Wei
    Wong, Waisum
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 436 - +
  • [30] New Subthreshold Concepts in 65nm CMOS Technology
    Moradi, Farshad
    Wisland, Dag T.
    Mahmoodi, Hamid
    Peiravi, Ali
    Aunet, Snorre
    Cao, Tuan Vu
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 162 - +
12345