An Improved Structure Enabling Hole Erase Operation When Using an IGZO Channel in a 3D NAND Flash Structure to Which COP (Cell-On-Peri) Structure Is Applied

被引:4
|
作者
Choi, Seonjun [1 ]
Kang, Myounggon [2 ]
Song, Yun-Heub [1 ]
机构
[1] Hanyang Univ, Dept Elect Engn, Seoul, South Korea
[2] Korea Natl Univ Transportat, Dept Elect Engn, Chungju 27469, South Korea
基金
新加坡国家研究基金会;
关键词
3D NAND; polysilicon; IGZO; COP; RECOMBINATION;
D O I
10.3390/electronics12132945
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we proposed an improved (Indum-Galum-Zinc-Oxide) IGZO-Filler (IF) structure that can be used in a Cell-On-Peri (COP) structure by improving the excellent erase performance of the IGZO-Pillar (IP) structure. The IP structure mentioned above is a structure that we announced in a previous study, and this structure overcomes the poor hole carrier characteristics of IGZO when the IGZO channel was used in the early 3D NAND Flash structure and enables hole erase operation. The proposed structure showed that, despite the very poor hole carrier characteristics of IGZO, hole erase operation is sufficiently possible even if only a few hole carriers exist in a thin pillar of 5 nm thickness. Simulation results show that the proposed structure exhibits a fast erase rate of 100 & mu;s, similar to that of the existing structure, while maintaining the low leakage current properties inherent in the IGZO material. Therefore, the proposed structure is expected to maintain the excellent characteristics of the IGZO channel even in the 3D NAND Flash of the COP structure, which enables erasure operation while overcoming leakage current and temperature stability problems of existing polysilicon channels.
引用
收藏
页数:12
相关论文
共 15 条
  • [1] A Novel Structure to Improve the Erase Speed in 3D NAND Flash Memory to Which a Cell-On-Peri (COP) Structure and a Ferroelectric Memory Device Are Applied
    Choi, Seonjun
    Jeong, Jae Kyeong
    Kang, Myounggon
    Song, Yun-heub
    ELECTRONICS, 2022, 11 (13)
  • [2] Innovative Structure to Improve Erase Speed in 3-D nand Flash Memory With Cell-on-Peri (COP) Applied
    Choi, Seonjun
    Choi, Changhwan
    Jeong, Jae Kyeong
    Song, Yun-Heub
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (09) : 4883 - 4888
  • [3] Floating Filler (FF) in an Indium Gallium Zinc Oxide (IGZO) Channel Improves the Erase Performance of Vertical Channel NAND Flash with a Cell-on-Peri (COP) Structure
    Choi, Seonjun
    Choi, Changhwan
    Jeong, Jae Kyeong
    Kang, Myounggon
    Song, Yun-heub
    ELECTRONICS, 2021, 10 (13)
  • [4] A New 3D NAND Flash Structure to Improve Program/Erase Operation Speed
    Wang, Bo
    Gao, Bin
    Wu, Huaqiang
    Qian, He
    2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [5] An Optimized Device Structure with Improved Erase Operation within the Indium Gallium Zinc Oxide Channel in Three-Dimensional NAND Flash Applications
    Choi, Seonjun
    Park, Jin-Seong
    Kang, Myounggon
    Jung, Hong-sik
    Song, Yun-heub
    ELECTRONICS, 2024, 13 (02)
  • [6] Enhancement of the Electrical Characteristics for 3D NAND Flash Memory Devices Due to a Modified Cell Structure in the Gate Region
    Lee, Yeon Gyu
    Jung, Hyun Soo
    Kim, Tae Whan
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2019, 19 (10) : 6148 - 6151
  • [7] An Optimized Device Structure with a Highly Stable Process Using Ferroelectric Memory in 3D NAND Flash Memory Applications
    Choi, Seonjun
    Kang, Myounggon
    Jung, Hong-sik
    Kim, Yuri
    Song, Yun-heub
    ELECTRONICS, 2024, 13 (05)
  • [8] 3-D Stacked NAND Flash String with Tube Channel Structure Using Si and SiGe Selective Etch Process
    Jeong, Min-Kyu
    Kwon, Hyuck-In
    Lee, Jong-Ho
    2009 IEEE INTERNATIONAL MEMORY WORKSHOP, 2009, : 49 - +
  • [9] Origin of transient Vth shift after erase and its impact on 2D/3D structure charge trap Flash memory cell operations
    Park, Jong Kyung
    Moon, Dong-Il
    Choi, Yang-Kyu
    Lee, Seok-Hee
    Lee, Ki-Hong
    Pyi, Seung Ho
    Cho, Byung Jin
    2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
  • [10] New structure with SiO2-gate-dielectric select gates in vertical-channel three-dimensional (3D) NAND flash memory
    Wang, Bo
    Gao, Bin
    Wu, Huaqiang
    Qian, He
    MICROELECTRONICS RELIABILITY, 2017, 78 : 80 - 84