Design of Cryo-CMOS Analog Circuits using the Gm/ID Approach

被引:3
|
作者
Enz, Christian [1 ]
Han, Hung-Chi [1 ]
机构
[1] Ecole Polytech Fed Lausanne, ICLAB, Lausanne, Switzerland
关键词
METHODOLOGY;
D O I
10.1109/ISCAS46773.2023.10181986
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The G(m)/I-D approach has proven to be an efficient technique for the design of low-power analog circuits even in advanced technology nodes. It has already been shown that the normalized Gm/ID is actually a universal figure-of-merit (FoM) that is independent of technology and of device geometry. In addition, we will show experimentally in this paper that the normalized Gm/ID is also almost independent of temperature even down to cryogenic temperatures. Analog designers are currently struggling to design circuits that have to operate at cryogenic temperatures for quantum computing application. This is because the compact models available in the physical design kit (PDK) provided by foundries fail at cryogenic temperatures. While the models need to be improved to account for low-temperature physics, the Gm/ID approach can help designing cryo-CMOS analog circuits. In this paper we will show how it can be used for the design of a simple low-noise amplifier in a 16nm FinFET technology taking advantage of the temperature independence of G(m)/I-D.
引用
收藏
页数:5
相关论文
共 50 条
  • [21] A gm/Id Based Methodology for Design Reuse of CMOS Operational Amplifiers
    Yu H.
    Guo Y.-S.
    Li K.
    [J]. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2019, 47 (08): : 1626 - 1632
  • [22] A modified gm/ID design methodology for deeply scaled CMOS technologies
    Guillaume Pollissard-Quatremère
    Geoffroy Gosset
    Denis Flandre
    [J]. Analog Integrated Circuits and Signal Processing, 2014, 78 : 771 - 784
  • [23] Design of Optimal CMOS Analog Amplifier Circuits Using a Hybrid Evolutionary Optimization Technique
    De, Bishnu Prasad
    Maji, Kanchan Baran
    Kar, Rajib
    Mandal, Durbadal
    Ghoshal, Sakti Prasad
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (02)
  • [24] A Co-Simulation Methodology for the Design of Integrated Silicon Spin Qubits With Their Control/Readout Cryo-CMOS Electronics
    Gys, Benjamin
    Acharya, Rohith
    Van Winckel, Steven
    De Greve, Kristiaan
    Gielen, Georges
    Catthoor, Francky
    [J]. IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2022, 12 (03) : 685 - 693
  • [25] Cryo-CMOS Model-Enabled 8-Bit Current Steering DAC Design for Quantum Computing
    Hu, Yongqi
    Wang, Zewei
    Chen, Renhe
    Tang, Zhidong
    Guo, Ao
    Cao, Chengwei
    Wu, Weican
    Chen, Shoumian
    Zhao, Yuhang
    Yu, Liujiang
    Shang, Ganbing
    Xu, Hao
    Hu, Shaojian
    Kou, Xufeng
    [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 3413 - 3417
  • [26] Emulation of Quantum Algorithms Using CMOS Analog Circuits
    Mourya S.
    La Cour B.R.
    Sahoo B.D.
    [J]. IEEE Transactions on Quantum Engineering, 2023, 4
  • [27] Modeling and design of CMOS analog circuits through hierarchical abstraction
    Dam, Samiran
    Mandal, Pradip
    [J]. INTEGRATION-THE VLSI JOURNAL, 2013, 46 (04) : 449 - 462
  • [28] Review: Analog Design Methodologies for Reliability in Nanoscale CMOS Circuits
    Afacan, Engin
    Yelten, Mustafa Berke
    Dundar, Gunhan
    [J]. 2017 14TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2017,
  • [29] DESIGN OF INTEGRATED ANALOG CMOS CIRCUITS - MULTICHANNEL TELEMETRY TRANSMITTER
    STEINHAGEN, W
    ENGL, WL
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (06) : 799 - 805
  • [30] Cryo-CMOS design-technology co-optimization of low noise amplifier for silicon qubit readout
    Kang, Dongsuk
    Yu, Shimeng
    [J]. MICROELECTRONIC ENGINEERING, 2022, 262