Design of Cryo-CMOS Analog Circuits using the Gm/ID Approach

被引:3
|
作者
Enz, Christian [1 ]
Han, Hung-Chi [1 ]
机构
[1] Ecole Polytech Fed Lausanne, ICLAB, Lausanne, Switzerland
关键词
METHODOLOGY;
D O I
10.1109/ISCAS46773.2023.10181986
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The G(m)/I-D approach has proven to be an efficient technique for the design of low-power analog circuits even in advanced technology nodes. It has already been shown that the normalized Gm/ID is actually a universal figure-of-merit (FoM) that is independent of technology and of device geometry. In addition, we will show experimentally in this paper that the normalized Gm/ID is also almost independent of temperature even down to cryogenic temperatures. Analog designers are currently struggling to design circuits that have to operate at cryogenic temperatures for quantum computing application. This is because the compact models available in the physical design kit (PDK) provided by foundries fail at cryogenic temperatures. While the models need to be improved to account for low-temperature physics, the Gm/ID approach can help designing cryo-CMOS analog circuits. In this paper we will show how it can be used for the design of a simple low-noise amplifier in a 16nm FinFET technology taking advantage of the temperature independence of G(m)/I-D.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Cryo-CMOS for Analog/Mixed-Signal Circuits and Systems
    van Dijk, Jeroen
    't Hart, Pascal
    Kiene, Gerd
    Overwater, Ramon
    Padalia, Pinakin
    van Staveren, Job
    Babaie, Masoud
    Vladimirescu, Andrei
    Charbon, Edoardo
    Sebastiano, Fabio
    [J]. 2020 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2020,
  • [2] gm/ID Based Noise Analysis for CMOS Analog Circuits
    Ou, Jack
    [J]. 2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [3] Cryo-CMOS Circuits and Systems for Quantum Computing Applications
    Patra, Bishnu
    Incandela, Rosario M.
    van Dijk, Jeroen P. G.
    Homulle, Harald A. R.
    Song, Lin
    Shahmohammadi, Mina
    Staszewski, Robert Bogdan
    Vladimirescu, Andrei
    Babaie, Masoud
    Sebastiano, Fabio
    Charbon, Edoardo
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (01) : 309 - 321
  • [4] Cryo-CMOS Circuits and Systems for Scalable Quantum Computing
    Charbon, Edoardo
    Sebastiano, Fabio
    Babaie, Masoud
    Vladimirescu, Andrei
    Shahmohammadi, Mina
    Staszewski, Robert Bogdan
    Homulle, Harald A. R.
    Patra, Bishnu
    van Dijk, Jeroen P. G.
    Incandela, Rosario M.
    Song, Lin
    Valizadehpasha, Bahador
    [J]. 2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 264 - 264
  • [5] Design of Low-power Analog Circuits in Advanced Technology Nodes using the Gm/ID Approach
    Enz, Christian
    Han, Hung-chi
    Berner, Simon
    [J]. 2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [6] Design and Verification of Analog CMOS Circuits Using the gm/ID-Method with Age-Dependent Degradation Effects
    Hillebrand, Theodor
    Schaefer, Timur
    Hellwege, Nico
    Erstling, Marco
    Peters-Drolshagen, Dagmar
    Paul, Steffen
    [J]. PROCEEDINGS OF 2016 26TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2016, : 136 - +
  • [7] A tool for automatic design of analog circuits based on gm/ID methodology
    Girardi, Alessandro
    Cortes, Fernando Paixdo
    Bampi, Sergio
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4643 - +
  • [8] Design of CMOS Instrumentation Amplifier Using gm/ID Methodology
    Eswaran, Deepan
    Devi, J. Dhurga
    Ramakrishna, P., V
    [J]. 2014 INTERNATIONAL CONFERENCE ON CIRCUITS, COMMUNICATION, CONTROL AND COMPUTING (I4C), 2014, : 29 - 32
  • [9] CMOS amplifier design using simplified gm/ID technique
    Birla Institute of Technology Mesra, Jharkhand
    835215, India
    不详
    713209, India
    不详
    700091, India
    [J]. Adv. Intell. Sys. Comput., (537-544):
  • [10] Implications of Small Geometry Effects on gm/ID Based Design Methodology for Analog Circuits
    Ou, Jack
    Ferreira, Pietro M.
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (01) : 81 - 85