Cu Damascene Process on Temporary Bonded Wafers for Thin Chip Stacking using Cu-Cu Hybrid Bonding

被引:5
|
作者
Sekhar, Vasarla Nagendra [1 ]
Kumar, Mishra Dileep [1 ]
Lianto, Prayudi [2 ]
Chong, Ser Choong [1 ]
Rao, Vempati Srinivasa [1 ]
机构
[1] ASTAR, Inst Microelect, Singapore, Singapore
[2] Appl Mat Singapore Technol Pte Ltd, Appl Packaging Dev Ctr, Singapore, Singapore
关键词
Chip-to-wafer (C2W) Hybrid bonding; Chip stacking; Thin wafer handling and Damascene wafer fabrication;
D O I
10.1109/ECTC51909.2023.00100
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hybrid bonding is one of the innovative permanent bonding technologies that form dielectric-dielectric and metal-metal bonds, respectively. Hybrid bonding is an extension of fusion bonding technology with additional embedded copper pads in the dielectric to form the electrical connection between the chips. The present study focuses on multi-thin chip C2W hybrid bonding as it is not well explored yet and it requires non-standard temporary bonded thin wafers to go through the standard Cu damascene process flow. Cu damascene technology is well-established for standard wafer thicknesses, but it is not fully established for thin wafers. Wafer frontside processes cannot be completely replicated on the wafer backside due to the thermal budget and total thickness variation (TTV) of the temporary bonding glues. In view of that, different dielectric materials are evaluated, including polymer and low-temperature deposited inorganic dielectric materials on the wafer backside. Revised process recipes and flows have been developed by limiting the temperatures up to 200 degrees C to fabricate 50 mu m thin wafers. Key issues associated with temporary bonded wafers, like glue residues after the backgrinding process, glue TTV and wafer chipping have been mitigated using special recipes. In this work, key modules like wafer thinning, CVD, CMP, and annealing have been requalified to establish Cu damascene flow for temporary bonded wafers.
引用
收藏
页码:564 / 570
页数:7
相关论文
共 50 条
  • [31] Wafer process and issue of through electrode in Si wafer using Cu damascene for three dimensional chip stacking
    Hoshino, M
    Yonemura, H
    Tomisaka, M
    Fujii, T
    Sunohara, M
    Takahashi, K
    PROCEEDINGS OF THE IEEE 2002 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2002, : 75 - 77
  • [32] A Cu-Cu Bonding Method Using Preoxidized Cu Microparticles under Formic Acid Atmosphere
    Gao, Runhua
    Li, Jiahui
    Shen, Yu-An
    Nishikawa, Hiroshi
    2019 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP 2019), 2019, : 159 - 162
  • [33] Enabling 10μm Pitch Hybrid Cu-Cu IC Stacking with Through Silicon Vias
    Huyghebaert, Cedric
    Van Olmen, Jan
    Chukwudi, Okoro
    Coenen, Jens
    Jourdain, Anne
    Van Cauwenberghe, Marc
    Agarwahl, Rahul
    Phommahaxay, Alain
    Stucchi, Michele
    Soussan, Philippe
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1083 - 1087
  • [34] Sealing of MEMS Atomic Vapor Cells Using Cu-Cu Thermocompression Bonding
    Karlen, Sylvain
    Haesler, Jacques
    Overstolz, Thomas
    Bergonzi, Giovanni
    Lecomte, Steve
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2020, 29 (01) : 95 - 99
  • [35] Advancements in Metal Passivation Process for Low-Temperature Cu-Cu Direct Bonding
    Jong-Kyung, Park
    Sang-Woo, Park
    Min-Seong, Jeong
    2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, : 223 - 224
  • [36] New thin adhesive for high density 2.5D heterogeneous device integration with Cu-Cu hybrid bonding
    Kayaba, Yasuhisa
    Nakamura, Yuzo
    Kamada, Jun
    Kohmura, Kazuo
    Advancing Microelectronics, 2019, 46 (06): : 6 - 8
  • [37] Analytical methods used for low temperature Cu-Cu wafer bonding process evaluation
    Rebhan, B.
    Tollabimazraehno, S.
    Hesser, G.
    Dragoi, V.
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2015, 21 (05): : 1003 - 1013
  • [38] Low Temperature Cu-Cu Bonding Using an Intermediate Sacrificial Sn Layer
    Wang, Zilin
    Shi, Yunfan
    Wang, Zheyao
    IEEE ELECTRON DEVICE LETTERS, 2023, 44 (01) : 116 - 119
  • [39] Investigation of Cu-Cu Direct Bonding Process Utilized by High Porosity and Nanocrystal Structure
    Nakagawa, Takuma
    Furuyama, Daiki
    Nakagawa, Sho
    Mori, Yutaro
    Iwata, Kotaro
    Nakaya, Kiyotaka
    Katase, Takuma
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 356 - 361
  • [40] Ultrafine Pitch (6 μm) of Recessed and Bonded Cu-Cu Interconnects by Three-Dimensional Wafer Stacking
    Peng, Lan
    Zhang, Lin
    Fan, Ji
    Li, Hong Yu
    Lim, Dau Fatt
    Tan, Chuan Seng
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (12) : 1747 - 1749