Twofold State Assignment for the Moore Finite State Machines

被引:0
|
作者
Barkalov, A. A. [1 ,2 ]
Titarenko, L. A. [1 ,3 ]
Baev, A. V. [2 ]
Matviienko, A. V. [4 ]
机构
[1] Univ Zielona Gora, Zielona Gora, Poland
[2] Vasyl Stus Donetsk Natl Univ, Vinnytsia, Ukraine
[3] Kharkiv Natl Univ Radio Elect, Kharkiv, Ukraine
[4] Natl Acad Sci Ukraine, VM Glushkov Inst Cybernet, Kiev, Ukraine
关键词
Moore FSM; synthesis; EMB; LUT; structural decomposition; partition; FSM IMPLEMENTATION; DECOMPOSITION; CONVERSION;
D O I
10.1007/s10559-023-00539-5
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A method is proposed for reducing the hardware expenditure in the circuits of the Moore finite-state machines (FSMs) implemented in the EMB and LUT basis. The method is based on splitting a set of states into classes, with each of them corresponding to one block of logic elements. Moreover, each state has two codes. This approach leads to the three-level circuit of the Moore FSM. An example of the Moore FSM synthesis using the proposed method and the application conditions for this method are considered. Studies based on the standard benchmark FSMs have shown that the proposed method reduces the hardware expenditure compared to the other known solutions.
引用
收藏
页码:27 / 38
页数:12
相关论文
共 50 条
  • [1] Twofold State Assignment for the Moore Finite State Machines
    A. A. Barkalov
    L. A. Titarenko
    A. V. Baev
    A. V. Matviienko
    Cybernetics and Systems Analysis, 2023, 59 : 27 - 38
  • [2] OPTIMAL STATE ASSIGNMENT FOR FINITE STATE MACHINES
    DEMICHELI, G
    BRAYTON, RK
    SANGIOVANNIVINCENTELLI, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1985, 4 (03) : 269 - 285
  • [3] State assignment of finite-state machines
    Ahmad, I
    Dhodhi, MK
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (01): : 15 - 22
  • [4] A state assignment algorithm for finite state machines
    Skias, D
    Haniotakis, T
    Tsiatouhas, Y
    Arapoyanni, A
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 823 - 826
  • [5] State assignment and logic optimization for finite state machines
    Czerwinski, Robert
    Kania, Dariusz
    IFAC WORKSHOP ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2009), PROCEEDINGS, 2009, : 39 - 44
  • [6] A parallel state assignment algorithm for finite state machines
    Bader, DA
    Madduri, K
    HIGH PERFORMANCE COMPUTING - HIPC 2004, 2004, 3296 : 297 - 308
  • [7] Evolutionary state assignment for synchronous finite state machines
    Nedjah, N
    Mourelle, LD
    COMPUTATIONAL SCIENCE - ICCS 2004, PT 3, PROCEEDINGS, 2004, 3038 : 1289 - 1296
  • [8] A parallel algorithm for state assignment of finite state machines
    Hasteer, G
    Banerjee, P
    IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (02) : 242 - 246
  • [9] Evolutionary algorithm for state assignment of finite state machines
    Chyzy, M
    Kosinski, W
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 359 - 362
  • [10] State assignment of finite state machines for low power applications
    Natl Chung-Hsing Univ, Taichung, Taiwan
    Electron Lett, 25 (2323-2324):