An Energy-Efficient Generic Accuracy Configurable Multiplier Based on Block-Level Voltage Overscaling

被引:4
|
作者
Bahoo, Ali Akbar [1 ]
Akbari, Omid [2 ]
Shafique, Muhammad [3 ]
机构
[1] Univ Eyvanekey, Dept Elect & Comp Engn, Semnan 114635915, Iran
[2] Tarbiat Modares Univ, Dept Elect & Comp Engn, Tehran 14115111, Iran
[3] New York Univ Abu Dhabi, Div Engn, Abu Dhabi 129188, U Arab Emirates
关键词
Approximate computing; Voltage control; multiplier; voltage overscaling; energy efficiency; DESIGN; DADDA;
D O I
10.1109/TETC.2023.3279419
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Voltage Overscaling (VOS) is one of the well-known techniques to increase the energy efficiency of arithmetic units. Also, it can provide significant lifetime improvements, while still meeting the accuracy requirements of inherently error-resilient applications. This paper proposes a generic accuracy-configurable multiplier that employs the VOS at a coarse-grained level (block-level) to reduce the control logic required for applying VOS and its associated overheads, thus enabling a high degree of trade-off between energy consumption and output quality. The proposed configurable Block-Level VOS-based (BL-VOS) multiplier relies on employing VOS in a multiplier composed of smaller blocks, where applying VOS in different blocks results in structures with various output accuracy levels. To evaluate the proposed concept, we implement 8-bit and 16-bit BL-VOS multipliers with various blocks width in a 15-nm FinFET technology. The results show that the proposed multiplier achieves up to 15% lower energy consumption and up to 21% higher output accuracy compared to the state-of-the-art VOS-based multipliers. Also, the effects of Process Variation (PV) and Bias Temperature Instability (BTI) induced delay on the proposed multiplier are investigated. Finally, the effectiveness of the proposed multiplier is studied for two different image processing applications, in terms of quality and energy efficiency.
引用
收藏
页码:851 / 867
页数:17
相关论文
共 50 条
  • [31] Energy-Efficient and High Performance Approximate Multiplier Using Compressors Based on Input Reordering
    Liu, Zhenhao
    Guo, Yi
    Sun, Xiaoting
    Kimura, Shinji
    PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 0545 - 0550
  • [32] An efficient block-level image encryption scheme based on multi-chaotic maps with DNA encoding
    Prabir Kumar Naskar
    Surojit Bhattacharyya
    Kailash Chandra Mahatab
    Krishna Gopal Dhal
    Atal Chaudhuri
    Nonlinear Dynamics, 2021, 105 : 3673 - 3698
  • [33] Tri-state GNRFET-based fast and energy-efficient ternary multiplier
    Ul Haq, Shams
    Abbasian, Erfan
    Khurshid, Tabassum
    Fathi, Hanaa
    Sharma, Vijay Kumar
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 177
  • [34] A High-Accuracy and Energy-Efficient CORDIC based Izhikevich Neuron
    Peng, Zixuan
    Wang, Jipeng
    Zhan, Yi
    Min, Run
    Yu, Guoyi
    Luo, Jianwen
    Chong, Kwen-Siong
    Wang, Chao
    2021 19TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2021,
  • [35] An Energy-Efficient Configurable Coprocessor Based on 1-D CNN for ECG Anomaly Detection
    Zhang, Chen
    Huang, Zhijie
    Cheng, QianXi
    Zhou, Changchun
    Wang, Xin'an
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [36] High-speed and energy-efficient subthreshold level converter for wider voltage conversion
    ArulKarthick, V. J.
    Rajendran, Selvakumar
    Chakrapani, Arvind
    Kannan, Srihari
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 110 (03) : 583 - 594
  • [37] An Energy-Efficient and Wide-Range Voltage Level Shifter With Dual Current Mirror
    Yong, Zhenqiang
    Xiang, Xiaoyan
    Chen, Chen
    Meng, Jianyi
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (12) : 3534 - 3538
  • [38] High-speed and energy-efficient subthreshold level converter for wider voltage conversion
    V. J. ArulKarthick
    Selvakumar Rajendran
    Arvind Chakrapani
    Srihari Kannan
    Analog Integrated Circuits and Signal Processing, 2022, 110 : 583 - 594
  • [39] A Robust, High-Speed and Energy-Efficient Ultralow-Voltage Level Shifter
    Fassio, Luigi
    Settino, Francesco
    Lin, Longyang
    De Rose, Raffaele
    Lanuzza, Marco
    Crupi, Felice
    Alioto, Massimo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (04) : 1393 - 1397
  • [40] Energy-Efficient Low-Latency Signed Multiplier for FPGA-Based Hardware Accelerators
    Ullah, Salim
    Nguyen, Tuan Duy Anh
    Kumar, Akash
    IEEE EMBEDDED SYSTEMS LETTERS, 2021, 13 (02) : 41 - 44