Multi-Tag: A Hardware-Software Co-Design for Memory Safety based on Multi-Granular Memory Tagging

被引:2
|
作者
Unterguggenberger, Martin [1 ]
Schrammel, David [1 ]
Nasahl, Pascal [1 ]
Schilling, Robert [1 ]
Lamster, Lukas [1 ]
Mangard, Stefan [1 ]
机构
[1] Graz Univ Technol, Graz, Austria
关键词
Memory Safety; Tagged Memory Architecture; Multi-Granular Tags; ARCHITECTURAL SUPPORT;
D O I
10.1145/3579856.3590331
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Memory safety vulnerabilities are a severe threat to modern computer systems allowing adversaries to leak or modify securitycritical data. To protect systems from this attack vector, full memory safety is required. As software-based countermeasures tend to induce significant runtime overheads, which is not acceptable for production code, hardware assistance is needed. Tagged memory architectures, e.g., already offered by the ARM MTE and SPARC ADI extensions, assign meta-information to memory objects, thus allowing to implement memory safety policies. However, due to the high tag collision probability caused by the small tag sizes, the protection guarantees of these schemes are limited. This paper presents Multi-Tag, the first hardware-software co-design utilizing a multi-granular tagging structure that provides strong protection against spatial and temporal memory safety violations. By combining object-granular memory tags with pagegranular tags stored in the page table entries, Multi-Tag overcomes the limitation of small tag sizes. Introducing page-granular tags significantly enhances the probabilistic protection capabilities of memory tagging without increasing the memory overhead or the system's complexity. We develop a prototype implementation comprising a gem5 model of the tagged architecture, a Linux kernel extension, and an LLVM-based compiler toolchain. The simulated performance overhead for the SPEC CPU2017 and nbench-byte benchmarks highlights the practicability of our design.
引用
收藏
页码:177 / 189
页数:13
相关论文
共 50 条
  • [1] System level memory optimization for hardware-software co-design
    Danckaert, K
    Catthoor, F
    DeMan, H
    PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, : 55 - 59
  • [2] RAINBOW: Multi-Dimensional Hardware-Software Co-Design for DL Accelerator On-Chip Memory
    Zouzoula, Stavroula
    Azhar, Muhammad Waqar
    Trancoso, Pedro
    2023 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, ISPASS, 2023, : 352 - 354
  • [3] Hardware-Software Co-Design of an In-Memory Transformer Network Accelerator
    Laguna, Ann Franchesca
    Sharifi, Mohammed Mehdi
    Kazemi, Arman
    Yin, Xunzhao
    Niemier, Michael
    Hu, X. Sharon
    FRONTIERS IN ELECTRONICS, 2022, 3
  • [4] HMMSim: A Simulator for Hardware-Software Co-Design of Hybrid Main Memory
    Bock, Santiago
    Childers, Bruce R.
    Melhem, Rami
    Mosse, Daniel
    2015 IEEE NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA), 2015,
  • [5] Hardware-Software Co-Design Based Obfuscation of Hardware Accelerators
    Chakraborty, Abhishek
    Srivastava, Ankur
    2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 549 - 554
  • [6] GANDALF: A Fine-Grained Hardware-Software Co-Design for Preventing Memory Attacks
    Krishnakumar, Gnanambikai
    Patanjali, S. L. P. S. K.
    Vairam, Prasanna Karthik
    Rebeiro, Chester
    Veezhinathan, Kamakoti
    IEEE EMBEDDED SYSTEMS LETTERS, 2018, 10 (03) : 83 - 86
  • [7] Component-based hardware-software co-design
    Arató, N
    Mann, ZA
    Orbán, A
    ORGANIC AND PERVASIVE COMPUTING - ARCS 2004, 2004, 2981 : 169 - 183
  • [8] AES Hardware-Software Co-Design in WSN
    Otero, Carlos Tadeo Ortega
    Tse, Jonathan
    Manohar, Rajit
    21ST IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2015), 2015, : 85 - 92
  • [9] Optimizing hardware-software co-design based on non-ideality in memristor crossbars for in-memory computing
    Pinfeng JIANG
    Danzhe SONG
    Menghua HUANG
    Fan YANG
    Letian WANG
    Pan LIU
    Xiangshui MIAO
    Xingsheng WANG
    Science China(Information Sciences), 2025, 68 (02) : 354 - 369
  • [10] Optimizing hardware-software co-design based on non-ideality in memristor crossbars for in-memory computing
    Pinfeng Jiang
    Danzhe Song
    Menghua Huang
    Fan Yang
    Letian Wang
    Pan Liu
    Xiangshui Miao
    Xingsheng Wang
    Science China Information Sciences, 2025, 68 (2)