3D Integration via D2D Bump-Less Cu Bonding with Protruded and Recessed Topographies

被引:5
|
作者
Roshanghias, Ali [1 ]
Kaczynski, Jaroslaw [1 ]
Rodrigues, Augusto [1 ]
Karami, Reza [1 ]
Pires, Mariana [2 ]
Burggraf, Juergen [2 ]
Schmidt, Andreas [3 ]
机构
[1] Silicon Austria Labs GmbH, Europastr 12, A-9524 Villach, Austria
[2] EV Grp, DI Dierich Thallner Str 1, A-4782 Florian, Austria
[3] Finetech GmbH & Co KG, 14 Boxberger Str, D-12681 Berlin, Germany
关键词
Compendex;
D O I
10.1149/2162-8777/acec9b
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Bump-less copper (Cu) bonding is currently the most attractive approach for fine-pitch (& mu;m) 3D integration due to its compatibility with the wafer back-end-of-the-line (BEOL) fabrication process. In this study, themocompression bonding of bump-less Cu pads with a diameter of 4 & mu;m and a pitch size of 10 & mu;m was pursued, while chemical mechanical polishing (CMP)-processed Cu pads enclosed in SiO2 were employed with both protruded and recessed topographies. The effects of Cu topography (protruded or recessed) and bonding temperature on the electrical and microstructural properties of the die bonds as well as mechanical bonding strength were investigated. It was found that thermocompression bonding of CMP-processed Cu can be realized at shorter processing times, lower bonding temperatures, and pressures than standard electroplated Cu bonding. The bonding yield of the three configurations, i.e. protruded-protruded, protruded-recessed, and recessed-recessed Cu pads was also compared.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] 3DIC integration with D2D bump-less Cu bonding
    Roshanghias, Ali
    2023 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE, 3DIC, 2023,
  • [2] Fabrication and Characterization of Bump-less Cu-Cu Bonding By Wafer-On-Wafer Stacking For 3D IC
    Peng, L.
    Li, H. Y.
    Lim, D. F.
    Lo, G. Q.
    Kwong, D. L.
    Tan, C. S.
    2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 787 - 790
  • [3] Low Temperature Bump-less Cu-Cu Bonding Enhancement with Self Assembled Monolayer (SAM) Passivation for 3-D Integration
    Lim, Dau Fatt
    Wei, Jun
    Chee Mang Ng
    Tan, Chuan Seng
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1364 - 1369
  • [4] Metal-Alloy Cu Surface Passivation Leads to High Quality Fine-Pitch Bump-Less Cu-Cu Bonding for 3D IC and Heterogeneous Integration Applications
    Panigrahi, Asisa Kumar
    Kumar, C. Hemanth
    Bonam, Satish
    Brince, Paul K.
    Ghosh, Tamal
    Paul, Nirupam
    Vanjari, Siva Rama Krishna
    Singh, Shiv Govind
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1561 - 1566
  • [5] A Study on the Bonding Process of Cu Bump/Sn/Cu Bump Bonding Structure for 3D Packaging Applications
    Lee, Byunghoon
    Park, Jongseo
    Jeon, Seong-jae
    Kwon, Kee-won
    Lee, Hoo-jeong
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2010, 157 (04) : H420 - H424
  • [6] Signal Integrity Design of Bump-less Interconnection for High-speed Signaling in 2.5D and 3D IC
    Lee, Hyunsuk
    Kim, Heegon
    Choi, Sumin
    Kim, Dong-Hyun
    Cho, Kyungjun
    Kim, Joungho
    2015 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2015, : 352 - 355
  • [7] Low Temperature Cu/In Bonding for 3D Integration
    Panchenko, Iuliana
    Bickel, Steffen
    Meyer, Joerg
    Mueller, Maik
    Wolf, Juergen M.
    2017 5TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2017, : 17 - 17
  • [8] 3D stacking using bump-less process for sub 10um pitch interconnects
    Derakhshandeh, Jaber
    De Preter, Inge
    Gerets, Carine
    Hou, Lin
    Heylen, Nancy
    Beyne, Eric
    Beyer, Gerald
    Slabbekoorn, John
    Dubey, Vikas
    Jourdain, Anne
    Potoms, Goedele
    Inoue, Fumihiro
    Jamieson, Geraldine
    Vandersmissen, Kevin
    Suhard, Samuel
    Webers, Tomas
    Capuz, Giovanni
    Wang, Teng
    Rebibis, Kenneth June
    Miller, Andy
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 128 - 133
  • [9] High Reliability Insert-Bump Bonding Process for 3D Integration
    Song, Jun-Yeob
    Lee, Jae Hak
    Kim, Hyoung Joon
    Lee, Chang Woo
    Ha, Tae Ho
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [10] Development of Cost-effective Wafer Level Process for 3D-Integration with Bump-less TSV Interconnects
    Fujimoto, K.
    Maeda, N.
    Kitada, H.
    Kim, Y. S.
    Kodama, S.
    Nakamura, T.
    Suzuki, K.
    Ohba, T.
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 537 - 540