A Hardware-Friendly High-Precision CNN Pruning Method and Its FPGA Implementation

被引:5
|
作者
Sui, Xuefu [1 ,2 ,3 ]
Lv, Qunbo [1 ,2 ,3 ]
Zhi, Liangjie [1 ,2 ,3 ]
Zhu, Baoyu [1 ,2 ,3 ]
Yang, Yuanbo [1 ,2 ,3 ]
Zhang, Yu [1 ,2 ,3 ]
Tan, Zheng [1 ,3 ]
机构
[1] Chinese Acad Sci, Aerosp Informat Res Inst, 9 Dengzhuang South Rd, Beijing 100094, Peoples R China
[2] Univ Chinese Acad Sci, Sch Optoelect, 19A Yuquan Rd, Beijing 100049, Peoples R China
[3] Chinese Acad Sci, Key Lab Computat Opt Imagine Technol, Dept, 9 Dengzhuang South Rd, Beijing 100094, Peoples R China
关键词
convolutional neural networks; hardware friendly; network compression; regular pruning; LR tracking; high parallelism; CONVOLUTIONAL NEURAL-NETWORK;
D O I
10.3390/s23020824
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
To address the problems of large storage requirements, computational pressure, untimely data supply of off-chip memory, and low computational efficiency during hardware deployment due to the large number of convolutional neural network (CNN) parameters, we developed an innovative hardware-friendly CNN pruning method called KRP, which prunes the convolutional kernel on a row scale. A new retraining method based on LR tracking was used to obtain a CNN model with both a high pruning rate and accuracy. Furthermore, we designed a high-performance convolutional computation module on the FPGA platform to help deploy KRP pruning models. The results of comparative experiments on CNNs such as VGG and ResNet showed that KRP has higher accuracy than most pruning methods. At the same time, the KRP method, together with the GSNQ quantization method developed in our previous study, forms a high-precision hardware-friendly network compression framework that can achieve "lossless" CNN compression with a 27x reduction in network model storage. The results of the comparative experiments on the FPGA showed that the KRP pruning method not only requires much less storage space, but also helps to reduce the on-chip hardware resource consumption by more than half and effectively improves the parallelism of the model in FPGAs with a strong hardware-friendly feature. This study provides more ideas for the application of CNNs in the field of edge computing.
引用
收藏
页数:22
相关论文
共 50 条
  • [11] Constrained Intensity Superposition: A Hardware-Friendly Modulation Method
    Forkel, Gilbert J. M.
    Hoeher, Peter A.
    [J]. JOURNAL OF LIGHTWAVE TECHNOLOGY, 2018, 36 (03) : 658 - 665
  • [12] HFPQ: deep neural network compression by hardware-friendly pruning-quantization
    Fan, YingBo
    Pang, Wei
    Lu, ShengLi
    [J]. APPLIED INTELLIGENCE, 2021, 51 (10) : 7016 - 7028
  • [13] HLQ: Hardware-Friendly Logarithmic Quantization Aware Training for Power-Efficient Low-Precision CNN Models
    Choi, Dahun
    Park, Juntae
    Kim, Hyun
    [J]. IEEE Access, 2024, 12 : 159611 - 159621
  • [14] A Hardware-Friendly Alternative to Softmax Function and Its Efficient VLSI Implementation for Deep Learning Applications
    Hsieh, Meng-Hsun
    Li, Xuan-Hong
    Huang, Yu -Hsiang
    Kuo, Pei-Hsuan
    Huang, Juinn-Dar
    [J]. 2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [15] Optimization for Efficient Hardware Implementation of CNN on FPGA
    Farrukh, Fasih Ud Din
    Xie, Tuo
    Zhang, Chun
    Wang, Zhihua
    [J]. PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), 2018, : 88 - 89
  • [16] Low power CNN hardware FPGA implementation
    Hareth, Sherry
    Mostafa, Hassan
    Shehata, Khaled Ali
    [J]. 31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (IEEE ICM 2019), 2019, : 162 - 165
  • [17] Hardware-friendly advanced motion vector prediction method and its architecture design for high efficiency video coding
    Wang, Chuen-Ching
    Li, Gwo-Long
    [J]. MULTIMEDIA TOOLS AND APPLICATIONS, 2017, 76 (23) : 25285 - 25296
  • [18] A Hardware Friendly Haze Removal Method and Its Implementation
    Li, Minjiang
    Cui, Mingxu
    Chi, Jun
    Zeng, Xiaoyang
    Jing, Minge
    Fan, Yibo
    [J]. 2020 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2020, : 73 - 77
  • [19] A Hardware-Friendly Algorithm for Scalable Training and Deployment of Dimensionality Reduction Models on FPGA
    Nazemi, Mandi
    Eshratifar, Amir Erfan
    Pedram, Massoud
    [J]. 2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 395 - 400
  • [20] Hardware-friendly advanced motion vector prediction method and its architecture design for high efficiency video coding
    Chuen-Ching Wang
    Gwo-Long Li
    [J]. Multimedia Tools and Applications, 2017, 76 : 25285 - 25296