Warpage of Fan-Out Panel Level Packaging - Experimental and Numerical Study of Geometry and Process Influence

被引:0
|
作者
Stegmaier, Andreas [1 ]
Hoelck, Ole [1 ]
van Dijk, Marius [1 ]
Walter, Hans [1 ]
Wittler, Olaf [1 ]
Schneider-Ramelow, Martin [2 ]
机构
[1] Fraunhofer Inst Reliabil & Microintegrat IZM, Berlin, Germany
[2] Tech Univ Berlin, Res Ctr Microperipher Technol, Berlin, Germany
关键词
D O I
10.1109/EuroSimE56861.2023.10100849
中图分类号
O414.1 [热力学];
学科分类号
摘要
In order to reduce waste and cost, the trend in Fan-Out Packaging is the move to rectangular panels instead of circular wafers [1]. These panels can be made in larger formats and better utilize the space due to the rectangular shape. However, with the larger format, warpage of the panels increases and remains a challenge in Fan-Out Panel Level Packaging (FOPLP) production. Warpage occurs mainly due to the multitude of materials that undergo multiple production steps at different temperatures, which leave residual stresses induced by mismatch of thermal strains and strains due to chemical processes (e.g. cure shrinkage). These superimposed effects and the complex material behaviour still make it challenging to predict warpage numerically and control warpage during production [2], [3]. In this work, warpage of nine different variants of a 300x300 mm(2) panels with dummy dies have been investigated experimentally and numerically. It has been shown that the numerical model can replicate warpage of the panels and the potential for numerically supported warpage adjust steps in the fabrication of the panels has been demonstrated.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Process Simulation of Fan-Out Wafer Level Packaging: Influence of Material and Geometry on Warpage
    van Dijk, Marius
    Jaeschke, Johannes
    Wittler, Olaf
    Stegmaier, Andreas
    Schneider-Ramelow, Martin
    [J]. 2020 IEEE 8TH ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2020,
  • [2] Study on Process Induced Wafer Level Warpage of Fan-Out Wafer Level Packaging
    Che, F. X.
    Ho, David
    Ding, Mian Zhi
    MinWoo, Daniel Rhee
    [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1879 - 1885
  • [3] Warpage Management for Fan-Out Packaging Moving from Wafer Level to Panel Level
    Lu, Mei-Chien
    [J]. PROCEEDINGS OF THE 17TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2018), 2018, : 360 - 367
  • [4] Experimental and simulative study of warpage behavior for fan-out wafer-level packaging
    van Dijk, Marius
    Huber, Saskia
    Stegmaier, Andreas
    Walter, Hans
    Wittler, Olaf
    Schneider-Ramelow, Martin
    [J]. MICROELECTRONICS RELIABILITY, 2022, 135
  • [5] Experimental and Numerical Investigations of the Warpage of Fan-Out Wafer-Level Packaging With SAW Filters
    Li, Wei
    Yu, Daquan
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (05): : 869 - 877
  • [6] From Fan-out Wafer to Fan-out Panel Level Packaging
    Braun, T.
    Becker, K. -F.
    Raatz, S.
    Bader, V.
    Bauer, J.
    Aschenbrenner, R.
    Voges, S.
    Thomas, T.
    Kahle, R.
    Lang, K. -D.
    [J]. 2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 29 - 32
  • [7] Panel Warpage and Die Shift Simulation and Characterization of Fan-Out Panel-Level Packaging
    Che, F. X.
    Yamamoto, K.
    Rao, Vempati Srinivasa
    [J]. 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 2097 - 2104
  • [8] Warpage Analysis and Optimization of Fan-Out Panel-Level Packaging in Hygrothermal Environment
    Wang, Zijian
    Yang, Wen
    Zhu, Cheng
    Wu, Shangxian
    Ni, Yan
    Yang, Daoguo
    [J]. 2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [9] The Effect of Geometric and Material Uncertainty on Debonding Warpage in Fan-Out Panel Level Packaging
    Chen, H. L.
    Chiang, K. N.
    [J]. 2023 24TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS, EUROSIME, 2023,
  • [10] Warpage Analysis of Fan-Out Panel-Level Packaging Using Equivalent CTE
    Tsai, C. H.
    Liu, S. W.
    Chiang, K. N.
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (01) : 51 - 57