Formal Modeling and Verification of Embedded Real-Time Systems: An Approach and Practical Tool Based on Constraint Time Petri Nets

被引:2
|
作者
Nigro, Libero [1 ]
Cicirelli, Franco [2 ]
机构
[1] Univ Calabria, Engn Dept Informat Modelling Elect & Syst Sci, I-87036 Arcavacata Di Rende, Italy
[2] CNR, Natl Res Council Italy, Inst High Performance Comp & Networking ICAR, I-87036 Arcavacata Di Rende, Italy
关键词
embedded real-time systems; timing constraints; schedulability analysis; formal modeling; high-level time Petri nets; timed automata; Uppaal; model checking; simulation;
D O I
10.3390/math12060812
中图分类号
O1 [数学];
学科分类号
0701 ; 070101 ;
摘要
Modeling and verification of the correct behavior of embedded real-time systems with strict timing constraints is a well-known and important problem. Failing to fulfill a deadline in system operation can have severe consequences in the practical case. This paper proposes an approach to formal modeling and schedulability analysis. A novel extension of Petri Nets named Constraint Time Petri Nets (C-TPN) is developed, which enables the modeling of a collection of interdependent real-time tasks whose execution is constrained by the use of priority and shared resources like processors and memory data. A C-TPN model is reduced to a network of Timed Automata in the context of the popular Uppaal toolbox. Both functional and, most importantly, temporal properties can be assessed by exhaustive model checking and/or statistical model checking based on simulations. This paper first describes and motivates the proposed C-TPN modeling language and its formal semantics. Then, a Uppaal translation is shown. Finally, three models of embedded real-time systems are considered, and their properties are thoroughly verified.
引用
收藏
页数:25
相关论文
共 50 条
  • [21] TAXYS: A tool for the development and verification of real-time embedded systems
    Closse, E
    Poize, M
    Pulou, J
    Sifakis, J
    Venter, P
    Weil, D
    Yovine, S
    [J]. COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2001, 2102 : 391 - 395
  • [22] Automating formal modular verification of asynchronous real-time embedded systems
    Hsiung, PA
    Cheng, SY
    [J]. 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 249 - 254
  • [23] A survey of formal verification methods and tools for embedded and real-time systems
    Cheng, Albert Mo Kim
    [J]. INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2006, 2 (3-4) : 184 - 195
  • [24] FORMAL APPROACH BASED ON PETRI NETS FOR MODELING AND VERIFICATION OF VIDEO GAMES
    Barreto, Franciny M.
    Julia, Stephane
    [J]. COMPUTING AND INFORMATICS, 2021, 40 (01) : 216 - 248
  • [25] Formal design and verification of real-time embedded software
    Hsiung, PA
    Lin, SW
    [J]. PROGRAMMING LANGUAGES AND SYSTEMS, PROCEEDINGS, 2004, 3302 : 382 - 397
  • [26] Formal Specification and Verification of Real-Time Multi-Agent Systems using Timed-Arc Petri Nets
    Qasim, Awais
    Kazmi, Syed Asad Raza
    Fakhir, Ilyas
    [J]. ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2015, 15 (03) : 73 - 78
  • [27] Scheduling analysis based on Petri nets for distributed real time embedded systems
    Zhang, Hai-Tao
    Ai, Yun-Feng
    [J]. Jilin Daxue Xuebao (Gongxueban)/Journal of Jilin University (Engineering and Technology Edition), 2007, 37 (03): : 616 - 620
  • [28] Compositional specification of real time embedded systems by priority time Petri Nets
    Mahfoudhi, Adel
    Kacem, Yessine Hadj
    Karamti, Walid
    Abid, Mohamed
    [J]. JOURNAL OF SUPERCOMPUTING, 2012, 59 (03): : 1478 - 1503
  • [29] Compositional specification of real time embedded systems by priority time Petri Nets
    Adel Mahfoudhi
    Yessine Hadj Kacem
    Walid Karamti
    Mohamed Abid
    [J]. The Journal of Supercomputing, 2012, 59 : 1478 - 1503
  • [30] Correctness verification and performance analysis of real-time systems using stochastic preemptive time Petri nets
    Bucci, G
    Sassoli, L
    Vicario, E
    [J]. IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 2005, 31 (11) : 913 - 927