Optimal design of phase-locked loop with frequency-adaptive prefilter based on the accurate small-signal model

被引:0
|
作者
Xia, Yihui [1 ]
Lei, Jiaxing [2 ,3 ]
Zhou, Haoran [2 ,3 ]
Guan, Qingxin [1 ]
机构
[1] Naval Univ Engn, Sch Elect Engn, Wuhan, Peoples R China
[2] Southeast Univ, Sch Elect Engn, Nanjing, Peoples R China
[3] Southeast Univ, Jiangsu Prov Key Lab Smart Grid Technol & Equipmen, Nanjing, Peoples R China
基金
中国国家自然科学基金;
关键词
dual second-order generalized integrator; frequency adaption; optimal design; phase-locked loop; positive feedback effect; 3-PHASE PLL; SYNCHRONIZATION; AMPLITUDE; ROBUST;
D O I
10.1049/rpg2.12719
中图分类号
X [环境科学、安全科学];
学科分类号
08 ; 0830 ;
摘要
Frequency-adaptive prefilters are widely used in the phase-locked loop (PLL) to suppress input disturbances. However, the parameters of the PLL and prefilters are often designed separately or based on an inaccurate model. The positive feedback effect introduced by the frequency adaption (FA) is usually ignored, leading to non-optimal performance. Based on the accurate small-signal model with a particular focus on the FA, this paper proposes an optimal design method for these advanced PLLs. The PLL based on dual second-order generalized integrator (DSOGI) is taken as an example to demonstrate the principle. With different gain margins, the optimal damping factors of DSOGI and PLL, as well as the natural frequency of PLL, are obtained using the proposed method. Then the global optimal parameters are obtained by evaluating the settling time and overshoot. The analysis shows that the truly optimal parameters are quite different with those provided in the literature, and the dynamic performance is significantly enhanced without degrading the steady-state performance. Experimental results are presented to verify the theoretical analysis.
引用
收藏
页码:2160 / 2173
页数:14
相关论文
共 50 条
  • [21] An Accurate Linearized model of Synchronous Reference Frame Phase-Locked Loop
    Pan, Bowei
    Dai, Zhiyong
    Li, Guangqi
    PROCEEDINGS OF THE 2021 IEEE 16TH CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA 2021), 2021, : 1570 - 1572
  • [22] Model-oriented design of a linear astatic phase-locked loop frequency synthesizer
    Romanov, S. K.
    Tikhomirov, N. M.
    Len'shin, A. V.
    Rakhmanin, D. N.
    Tikhomirov, V. N.
    2018 SYSTEMS OF SIGNAL SYNCHRONIZATION, GENERATING AND PROCESSING IN TELECOMMUNICATIONS (SYNCHROINFO), 2018,
  • [23] Research on the Impact of DFIG Virtual Inertia Control on Power System Small-Signal Stability Considering the Phase-Locked Loop
    Ma, Jing
    Qiu, Yang
    Li, Yinan
    Zhang, Weibo
    Song, Zhanxiang
    Thorp, James S.
    IEEE TRANSACTIONS ON POWER SYSTEMS, 2017, 32 (03) : 2094 - 2105
  • [24] Small-Signal Modeling of Three-Phase Synchronous Reference Frame Phase-Locked Loops
    Hans, Florian
    Schumacher, Walter
    Harnefors, Lennart
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (07) : 5556 - 5560
  • [25] Optimal Design of Active Power Filter Phase-Locked Loop Circuit
    Guo, Xifeng
    Wang, Dazhi
    Liu, Zhen
    Wang, Xuming
    2012 ASIA-PACIFIC POWER AND ENERGY ENGINEERING CONFERENCE (APPEEC), 2012,
  • [26] Optimal phase-locked loop design with Kalman predictors for synchronous networks
    Hirchoren, GA
    Arantes, DS
    1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 1917 - 1920
  • [27] Grid-connected Phase-locked Loop Based on Frequency Adaptive Improved Comb Filter
    Luo W.
    Jiang J.
    Zhou Z.
    Luo, Wei (wlroy@126.com), 2017, Automation of Electric Power Systems Press (41): : 97 - 104
  • [28] Adaptive-Bandwidth Phase-Locked Loop With Continuous Background Frequency Calibration
    Kim, Jaeha
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (03) : 205 - 209
  • [29] Jitter optimization based on phase-locked loop design parameters
    Mansuri, M
    Yang, CKK
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (11) : 1375 - 1382
  • [30] The Design of Phase-Locked Loop Control System Based on FPGA
    Chao, Zhang
    Hui, Zhao
    Zhe, Lin
    2016 IEEE CHINESE GUIDANCE, NAVIGATION AND CONTROL CONFERENCE (CGNCC), 2016, : 736 - 741