Enhancing mask synthesis for curvilinear masks in full-chip extreme ultraviolet lithography

被引:2
|
作者
Hooker, Kevin [1 ]
Xiao, Guangming [1 ]
Tang, Yu-Po [2 ]
Zhang, Yunqiang [3 ]
Jeong, Moongyu [4 ]
Valadez, John [1 ]
Lucas, Kevin [1 ]
机构
[1] Synopsys Inc, Austin, TX 78746 USA
[2] Synopsys Taiwan Co Ltd, Hsinchu, Taiwan
[3] Synopsys Inc, Mountain View, CA USA
[4] Synopsys Korea Inc, Yongin, South Korea
来源
JOURNAL OF MICRO-NANOPATTERNING MATERIALS AND METROLOGY-JM3 | 2023年 / 22卷 / 04期
关键词
optical proximity correction; inverse lithography technology; EUV; optical lithography; parametric curve;
D O I
10.1117/1.JMM.22.4.041606
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With recent technology advancements of multi-beam mask writers, curvilinear masks can now be extended to advanced EUV lithography generations. Inverse lithography technology (ILT) is a curvilinear mask-friendly mask synthesis solution with superior quality but slower TAT than mainstream rule-based assist feature + OPC methods. To achieve ILT quality for full-chip layouts, a faster curvilinear ILT-based mask synthesis solution is desired. We present a hybrid curvilinear mask solution with ILT and curve OPC for full-chip EUV layers. Results of full-chip EUV in lithographic performance and runtime are compared among different solutions including traditional Manhattan OPC, curvilinear ILT, and hybrid machine learning (ML) ILT plus curve OPC. Another important factor of curvilinear mask advancement is data volume. We present our curve OPC solution with the cubic Bezier curve to control the data volume of curvilinear masks. The mask writing process is playing an increasingly important role in the overall manufacturing flow. Therefore, we also present an enhanced mask synthesis flow utilizing a mask error correction solution for curvilinear masks written by a multi-beam writer.
引用
收藏
页数:13
相关论文
共 50 条
  • [11] Review of progress in extreme ultraviolet lithography masks
    Hector, S
    Mangat, P
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2001, 19 (06): : 2612 - 2616
  • [12] Cr absorber mask for extreme ultraviolet lithography
    Zhang, GJ
    Yan, PY
    Liang, T
    20TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, 2000, 4186 : 774 - 780
  • [13] Full-chip lithography verification for multilayer structure in electron-beam lithography
    Ogino, Kozo
    Hoshino, Hiromi
    Arimoto, Hiroshi
    Machida, Yasuhide
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (9B): : 6171 - 6177
  • [14] Extreme Ultraviolet Lithography - reflective mask technology
    Walton, CC
    Kearney, PA
    Mirkarimi, PB
    Bowers, JM
    Cerjan, C
    Warrick, AL
    Wilhelmsen, K
    Fought, E
    Moore, C
    Larson, C
    Baker, S
    Burkhart, SC
    Hector, SD
    EMERGING LITHOGRAPHIC TECHNOLOGIES IV, 2000, 3997 : 496 - 507
  • [15] Electrostatic mask protection for extreme ultraviolet lithography
    Moors, R
    Heerens, GJ
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2002, 20 (01): : 316 - 320
  • [16] Actinic mask metrology for extreme ultraviolet lithography
    Kinoshita, H
    Haga, T
    Hamamoto, K
    Takada, S
    Kazui, N
    Kakunai, S
    Tsubakino, H
    Shoki, T
    Endo, M
    Watanabe, T
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2004, 22 (01): : 264 - 267
  • [17] Performance of Cr mask for extreme ultraviolet lithography
    Nii, H
    Kinoshita, H
    Watanabe, T
    Hamamoto, K
    Tsubakino, H
    Sugie, Y
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY VIII, 2001, 4409 : 681 - 686
  • [18] Lithography simulation-based full-chip design analyses
    Gupta, Puneet
    Kahng, Andrew B.
    Nakagawa, Sam
    Shah, Saumil
    Sharma, Puneet
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV, 2006, 6156
  • [19] A physical resist shrinkage model for full-chip lithography simulations
    Liu, Peng
    Zheng, Leiwu
    Ma, Maggie
    Zhao, Qian
    Fan, Yongfa
    Zhang, Qiang
    Feng, Mu
    Guo, Xin
    Wallow, Tom
    Gronlund, Keith
    Goossens, Ronald
    Zhang, Gary
    Lu, Yenwen
    ADVANCES IN PATTERNING MATERIALS AND PROCESSES XXXIII, 2016, 9779
  • [20] Full-chip lithography verification for multilayer structure in electron-beam lithography
    Ogino, Kozo
    Hoshino, Hiromi
    Arimoto, Hiroshi
    Machida, Yasuhide
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2007, 46 (9 B): : 6171 - 6177