Packaging Induced Stresses in Embedded and Molded GaN Power Electronics Components

被引:1
|
作者
Akbari, Saeed [1 ]
Holmberg, Jonas [1 ]
Andersson, Dag [1 ]
Mishra, Madhav [1 ]
Brinkfeldt, Klas [1 ]
机构
[1] RISE Res Inst Sweden, Gothenburg, Sweden
基金
欧盟地平线“2020”;
关键词
HOLE-DRILLING METHOD; RESIDUAL-STRESSES;
D O I
10.1109/EuroSimE56861.2023.10100830
中图分类号
O414.1 [热力学];
学科分类号
摘要
Residual stresses created during the packaging process can adversely affect the reliability of electronics components. We used incremental hole-drilling method, following the ASTM E 837-20 standard, to measure packaging induced residual stresses in discrete packages of power electronics components. For this purpose, we bonded a strain gauge on the surface of a Gallium Nitride (GaN) power component, drilled a hole through the thickness of the component in several incremental steps, recorded the relaxed strain data on the sample surface using the strain gauge, and finally calculated the residual stresses from the measured strain data. The recorded strains and the residual stresses are related by the compliance coefficients. For the hole drilling method in the isotropic materials, the compliance coefficients are calculated from the analytical solutions, and available in the ASTM standard. But for the orthotropic multilayered components typically found in microelectronics assemblies, numerical solutions are necessary. We developed a subroutine in ANSYS APDL to calculate the compliance coefficients of the hole drilling test in the molded and embedded power electronics components. This can extend the capability of the hole drilling method to determine residual stresses in more complex layered structures found in electronics.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] High-Performance Packaging of Power Electronics
    M. C. Shaw
    MRS Bulletin, 2003, 28 : 41 - 50
  • [42] Extreme environment interconnects and packaging for power electronics
    Campos-Zatarain, Alberto
    Hinton, Jack
    Mirgkizoudi, Maria
    Li, Jing
    Harris, Russell
    Kay, Robert W.
    Flynn, David
    JOURNAL OF ENGINEERING-JOE, 2019, (17): : 4226 - 4230
  • [43] Exploiting the third dimension in power electronics packaging
    Ferreira, JA
    Hofsajer, IW
    vanWyk, JD
    APEC '97 - TWELFTH ANNUAL APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 2, 1997, : 419 - 423
  • [44] Advanced Embedded Packaging for Power Devices
    Hayashi, Naoki
    Nakashima, Miki
    Demachi, Hiroshi
    Nakamura, Shingo
    Chikai, Tomoshige
    Imaizumi, Yukari
    Ikemoto, Yoshihiko
    Taniguchi, Fumihiko
    Ooida, Mitsuru
    Yoshida, Akito
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 696 - 703
  • [45] Power Electronics Packaging Rises to New Challenges
    Keim, Tom
    IEEE POWER ELECTRONICS MAGAZINE, 2019, 6 (01): : 12 - 16
  • [46] POWER ELECTRONICS - NEW COMPONENTS AND CONVERTERS
    TENCONI, SM
    CARPITA, M
    AEI AUTOMAZIONE ENERGIA INFORMAZIONE, 1994, 81 (12): : 33 - 43
  • [47] SILICON SEMICONDUCTOR COMPONENTS FOR POWER ELECTRONICS
    DAHLINGER, D
    ELEKTROTECHNISCHE ZEITSCHRIFT B-AUSGABE, 1969, 21 (05): : 112 - +
  • [48] Inductive Components in Power Electronics.
    Van den Bossche, Alex
    2011 IEEE 33RD INTERNATIONAL TELECOMMUNICATIONS ENERGY CONFERENCE (INTELEC), 2011,
  • [49] Components of Power Electronics of the USSR.
    Fuhrmann, Gerhard
    Elektrie, 1979, 33 (12): : 646 - 650
  • [50] On the role of SiC and GaN in high power electronics
    Zolper, JC
    COMPOUND SEMICONDUCTOR POWER TRANSISTORS AND STATE-OF-THE-ART PROGRAM ON COMPOUND SEMICONDUCTORS (SOTAPOCS XXIX), 1998, 98 (12): : 10 - 15