Efficiency of Double-Barrier Magnetic Tunnel Junction-Based Digital eNVM Array for Neuro-Inspired Computing

被引:3
|
作者
Moposita, Tatiana [1 ,2 ,3 ]
Garzon, Esteban [1 ]
Crupi, Felice [1 ]
Trojman, Lionel [2 ]
Vladimirescu, Andrei [4 ,5 ]
Lanuzza, Marco [1 ]
机构
[1] Univ Calabria, Dept Comp Engn Modeling Elect & Syst, I-87036 Arcavacata Di Rende, Italy
[2] Inst Super Elect Paris, Lab Informat Signal & Image Telecom & Elect, F-75006 Paris, France
[3] Sorbonne Univ, F-75006 Paris, France
[4] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[5] Delft Univ Technol, NL-2628 CD Delft, Netherlands
关键词
Computer architecture; Microprocessors; Magnetic tunneling; Neurons; Training; Synapses; Switches; STT-MRAM; double-barrier magnetic tunnel junction (DMTJ); multilayer perceptron (MPL); online classification; MNIST dataset; energy-efficiency;
D O I
10.1109/TCSII.2023.3240474
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief deals with the impact of spin-transfer torque magnetic random access memory (STT-MRAM) cell based on double-barrier magnetic tunnel junction (DMTJ) on the performance of a two-layer multilayer perceptron (MLP) neural network. The DMTJ-based cell is benchmarked against the conventional single-barrier MTJ (SMTJ) counterpart by means of a comprehensive evaluation carried out through a state-of-the-art device-to-algorithm simulation framework. The benchmark is based on the MNIST handwritten dataset, Verilog-A MTJ compact models developed by our group, and 0.8 V FinFET technology. Our results point out that the use of DMTJ-based STT-MRAM cells to implement digital embedded non-volatile memory (eNVM) synaptic core allows write/read energy and latency improvements of about 53%/61% and 66%/17%, respectively, as compared to the SMTJ-based equivalent design. This is achieved by ensuring a reduced area footprint and a learning accuracy of about 91%. Such results make the DMTJ-based STT-MRAM cell a good eNVM option for neuro-inspired computing.
引用
收藏
页码:1254 / 1258
页数:5
相关论文
共 42 条
  • [41] Fabrication of a magnetic tunnel junction-based 240-tile nonvolatile field-programmable gate array chip skipping wasted write operations for greedy power-reduced logic applications
    Suzuki, Daisuke
    Natsui, Masanori
    Mochizuki, Akira
    Miura, Sadahiko
    Honjo, Hiroaki
    Kinoshita, Keizo
    Sato, Hideo
    Ikeda, Shoji
    Endoh, Tetsuo
    Ohno, Hideo
    Hanyu, Takahiro
    [J]. IEICE ELECTRONICS EXPRESS, 2013, 10 (23):
  • [42] RETRACTED: Large Tunnel Magnetoresistance of 1056% at Room Temperature in MgO Based Double Barrier Magnetic Tunnel Junction (Retracted article. See vol. 4, artn no. 019201, 2011)
    Jiang, Lixian
    Naganuma, Hiroshi
    Oogane, Mikihiko
    Ando, Yasuo
    [J]. APPLIED PHYSICS EXPRESS, 2009, 2 (08)