FPGA-Based Bee Counter System

被引:0
|
作者
Quiles-Latorre, Francisco J. [1 ]
Ortiz-Lopez, Manuel [1 ]
Rodriguez-Lozano, Francisco J. [1 ]
Brox, M. [1 ]
Flores, Jose M. [2 ]
机构
[1] Univ Cordoba, Dept Elect & Comp Engn, Cordoba 14071, Spain
[2] Univ Cordoba, Dept Zool, Campus Rabanales, Cordoba 14071, Spain
关键词
Monitoring; Field programmable gate arrays; Radar tracking; Cameras; Proposals; Maintenance engineering; Task analysis; Bees algorithm; Instrumentation and measurement; Beekeeping; bee monitoring; field programmable gate arrays; instrumentation and measurement; FLIGHT ACTIVITY; HONEY-BEES; BEHAVIOR;
D O I
10.1109/ACCESS.2024.3369045
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The bee counter described in this paper is a device that is installed at the entrance of the hive and forces the bees to pass through one of its twenty passageways. Each passageway has an LED at the top, which emits infrared light, and at the bottom a double photodiode integrated in the same package, which generates electrical pulses when the bee passes through the passageway and cuts the light beam. The pulses are monitored by an FPGA that counts the number of bees entering and leaving the passageway, each of which has its own control unit, implemented in the FPGA, achieving a correct and independent interpretation of the temporal relationship between the two pulses. Furthermore, the sampling frequency of the pulses and the small distance between the photodiodes, because they are in the same encapsulation, make it possible to detect the input or output of bees moving very close to each other, with a minimum distance of approximately 1 mm. In addition, the fact that each passageway has its own control unit makes it possible to detect anomalous conditions due to a failure in the LED or photodiodes, or anomalies caused even by the bees as the propolis. For these cases, a timer associated to each passageway in the FPGA has been included, which starts a timer when one of the two photodiodes does not detect a light beam. The counter has two working modes: connected to a host or in stand-alone mode, in which it periodically sends the bee count. The counter has an UART of ABR (Automatic Baud Rate) type where it receives the AT commands sent by the host to request the input and output counts and the status of the passageways. The answer data corresponding to the command are also sent to the host through the UART. The FPGA description has been performed in VHDL and customizable so that it can be implemented for any number of passageways on any FPGA. The system was evaluated in three hives from August 2nd to September 23rd, 2020, during the end of the summer season and the previous results are also shown in this work.
引用
收藏
页码:30362 / 30381
页数:20
相关论文
共 50 条
  • [1] An FPGA-based infant monitoring system
    Dickinson, P
    Appiah, K
    Hunter, A
    Ormston, S
    [J]. FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2005, : 315 - 316
  • [2] An FPGA-based trigger system for CSHINE
    Guo, Dong
    Qin, Yu-Hao
    Xiao, Sheng
    Qin, Zhi
    Wang, Yi-Jie
    Guan, Fen-Hai
    Diao, Xin-Yue
    Zhang, Bo-Yuan
    Zhang, Yao-Peng
    Si, Da-Wei
    Xu, Shi-Wei
    Wei, Xiang-Lun
    Yang, He-Run
    Ma, Peng
    Qiu, Tian-Li
    Zou, Hai-Chuan
    Duan, Li-Min
    Xiao, Zhi-Gang
    [J]. NUCLEAR SCIENCE AND TECHNIQUES, 2022, 33 (12)
  • [3] FPGA-based Embedded System Design
    Sun, Fuming
    Li, Xiaoying
    Wang, Qin
    Tang, Chunlin
    [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 733 - +
  • [4] Realtime FPGA-Based Vision System
    Hirai, Shinichi
    Zakoji, Masakazu
    Masubuchi, Akihiro
    Tsuboi, Tatsuhiko
    [J]. JOURNAL OF ROBOTICS AND MECHATRONICS, 2005, 17 (04) : 401 - 409
  • [5] FPGA-based Embedded System Education
    Shi, Qmgsong
    Xiang, Lingxiang
    Chen, Tianzhou
    Hu, Wei
    [J]. PROCEEDINGS OF THE FIRST INTERNATIONAL WORKSHOP ON EDUCATION TECHNOLOGY AND COMPUTER SCIENCE, VOL I, 2009, : 123 - 127
  • [6] An FPGA-Based Phase Measurement System
    Mitra, Jubin
    Nayak, Tapan K.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (01) : 133 - 142
  • [7] FPGA-Based Gait Rehabilitation System
    Elnawawy, Mohammed
    Farhan, Abid
    Mohamed, Ahmed
    Sagahyroon, Assim
    Romdhane, Lotfi
    [J]. 2018 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2018, : 1418 - 1423
  • [8] An FPGA-based people detection system
    Nair, V
    Laprise, PO
    Clark, JJ
    [J]. EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2005, 2005 (07) : 1047 - 1061
  • [9] An FPGA-Based People Detection System
    Vinod Nair
    Pierre-Olivier Laprise
    James J. Clark
    [J]. EURASIP Journal on Advances in Signal Processing, 2005
  • [10] An FPGA-based trigger system for CSHINE
    Dong Guo
    Yu-Hao Qin
    Sheng Xiao
    Zhi Qin
    Yi-Jie Wang
    Fen-Hai Guan
    Xin-Yue Diao
    Bo-Yuan Zhang
    Yao-Peng Zhang
    Da-Wei Si
    Shi-Wei Xu
    Xiang-Lun Wei
    He-Run Yang
    Peng Ma
    Tian-Li Qiu
    Hai-Chuan Zou
    Li-Min Duan
    Zhi-Gang Xiao
    [J]. Nuclear Science and Techniques, 2022, 33