AdEle plus : An Adaptive Congestion-and-Energy-Aware Elevator Selection for Partially Connected 3D Networks-on-Chip

被引:2
|
作者
Taheri, Ebadollah [1 ]
Kim, Ryan Gary [1 ]
Nikdast, Mahdi [1 ]
机构
[1] Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA
基金
美国国家科学基金会;
关键词
Adaptive routing; elevator selection; multi-objective optimization; partially connected 3D networks-on-chip; simulated annealing; through-silicon via; 3-DIMENSIONAL NETWORKS; OPTIMIZATION; ASSIGNMENT;
D O I
10.1109/TC.2023.3248260
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Vertical die stacking of 3D Networks-on-Chip (3D NoCs) is enabled using inter-layer Through-Silicon-Via (TSV) links. However, TSV technology suffers from low reliability and high fabrication costs. To mitigate these costs, Partially Connected 3D NoCs (PC-3DNoCs), which use fewer TSV links, have been introduced. Nevertheless, with fewer vertical links (a.k.a. elevators), elevator-less routers will have to send their traffic to nearby elevators for inter-layer traffic, increasing the traffic load and congestion at these elevators and potentially reducing performance. Therefore, it is important that elevator-less routers choose elevators that balance the traffic load among the available elevators. To address this problem, we present an adaptive congestion- and energy-aware elevator-selection algorithm, called AdEle+. AdEle+ employs an offline multi-objective simulated-annealing-based optimization to find good elevator subsets for routers. During high traffic loads, AdEle+ uses an adaptive and online elevator selection algorithm to select an elevator from the elevator subset to dynamically manage traffic congestion on elevators. Moreover, in low congestion circumstances, AdEle+ switches to a distance-based selection to improve energy efficiency. Compared to state-of-the-art selection algorithms under various PC-3DNoC configurations and traffic patterns, AdEle+ reduces the average latency by 9.5% on average and up to 11.2% while reducing the hardware overhead by 10.1%
引用
收藏
页码:2278 / 2292
页数:15
相关论文
共 50 条
  • [1] AdEle: An Adaptive Congestion-and-Energy-Aware Elevator Selection for Partially Connected 3D NoCs
    Taheri, Ebadollah
    Kim, Ryan G.
    Nikdast, Mandi
    [J]. 2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 67 - 72
  • [2] Performance and Energy Aware Inhomogeneous 3D Networks-on-Chip Architecture Generation
    Agyeman, Michael Opoku
    Ahmadinia, Ali
    Bagherzadeh, Nader
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 27 (06) : 1756 - 1769
  • [3] A Runtime Fault-Tolerant Routing Scheme for Partially Connected 3D Networks-on-Chip
    Coelho, Alexandre
    Charif, Amir
    Zergainoh, Nacer-Eddine
    Velazco, Raoul
    [J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2018,
  • [4] Congestion-Aware Dynamic Elevator Assignment for Partially Connected 3D-NoCs
    Fu, Yuxiang
    Chen, Qinyu
    He, Guoqiang
    Chen, Kai
    Lu, Zhonghai
    Zhang, Chuan
    Li, Li
    [J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [5] Energy and performance-aware application mapping for inhomogeneous 3D networks-on-chip
    Agyeman, Michael Opoku
    Ahmadinia, Ali
    Bagherzadeh, Nader
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2018, 89 : 103 - 117
  • [6] HARE: History-Aware Adaptive Routing Algorithm for Endpoint Congestion in Networks-on-Chip
    Kang Jin
    Cunlu Li
    Dezun Dong
    Binzhang Fu
    [J]. International Journal of Parallel Programming, 2019, 47 : 433 - 450
  • [7] G-CARA: a Global Congestion-Aware Routing Algorithm for traffic management in 3D networks-on-chip
    Nosrati, Nooshin
    Shahhoseini, Hadi Shahriar
    [J]. 2017 25TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2017, : 2188 - 2193
  • [8] HARE: History-Aware Adaptive Routing Algorithm for Endpoint Congestion in Networks-on-Chip
    Jin, Kang
    Li, Cunlu
    Dong, Dezun
    Fu, Binzhang
    [J]. INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2019, 47 (03) : 433 - 450
  • [9] Cool Elevator: A Thermal-Aware Routing Algorithm for Partially Connected 3D NoCs
    Taheri, Ebadollah
    Patooghy, Ahmad
    Mohammadi, Karim
    [J]. 2016 6TH INTERNATIONAL CONFERENCE ON COMPUTER AND KNOWLEDGE ENGINEERING (ICCKE), 2016, : 111 - 116
  • [10] Coding-aware Link Energy Estimation for 2D and 3D Networks-on-Chip with Virtual Channels
    Bamberg, Lennart
    Joseph, Jan Moritz
    Schmidt, Robert
    Pionteck, Thilo
    Garcia-Ortiz, Alberto
    [J]. 2018 28TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2018, : 222 - 228