Machine learning based fast and accurate High Level Synthesis design space exploration: From graph to synthesis

被引:5
|
作者
Goswami, Pingakshya [1 ]
Schaefer, Benjamin Carrion [1 ]
Bhatia, Dinesh [1 ]
机构
[1] Univ Texas Dallas, Elect & Comp Engn, Richardson, TX 75080 USA
关键词
High Level Synthesis; Design space exploration; Machine learning; FPGAS;
D O I
10.1016/j.vlsi.2022.09.006
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present a machine learning based High-Level Synthesis (HLS) design space explorer (DSE) that significantly reduces the exploration runtime while leading to very accurate results. In order to do so, we leverage the power of low level virtual machine (LLVM) to generate the features used in the machine learning (ML) model. The proposed design space explorer uses a modified version of simulated annealing (SA) algorithm, where initially the search space is sampled to generate the predictive model. In this work we used gradient boost regression algorithm as our preferred ML model and achieve comparable results as a full DSE that performs logic synthesis for each newly generated design.
引用
收藏
页码:116 / 124
页数:9
相关论文
共 50 条
  • [21] Design Space Exploration of Multiple Loops on FPGAs using High Level Synthesis
    Zhong, Guanwen
    Venkataramani, Vanchinathan
    Liang, Yun
    Mitra, Tulika
    Niar, Smail
    [J]. 2014 32ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2014, : 456 - 463
  • [22] AutoScaleDSE: A Scalable Design Space Exploration Engine for High-Level Synthesis
    Jun, Hyegang
    Ye, Hanchen
    Jeong, Hyunmin
    Chen, Deming
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2023, 16 (03)
  • [23] Design Space Exploration of LDPC Decoders Using High-Level Synthesis
    Andrade, Joao
    George, Nithin
    Karras, Kimon
    Novo, David
    Pratas, Frederico
    Sousa, Leonel
    Ienne, Paolo
    Falcao, Gabriel
    Silva, Vitor
    [J]. IEEE ACCESS, 2017, 5 : 14600 - 14615
  • [24] High-Level Synthesis Design Space Exploration: Past, Present, and Future
    Schafer, Benjamin Carrion
    Wang, Zi
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 2628 - 2639
  • [25] Fast Digital Design Space Exploration with High-Level Synthesis: A Case Study with Approximate Conjugate Gradient Pursuit
    Knoop, Benjamin
    Vinod, Karthik
    Schmale, Sebastian
    Peters-Drolshagen, Dagmar
    Paul, Steffen
    [J]. 2016 50TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2016, : 412 - 416
  • [26] A Graph Neural Network Model for Fast and Accurate Quality of Result Estimation for High-Level Synthesis
    Jamal, M. Usman
    Li, Zhuowei
    Lazarescu, Mihai T.
    Lavagno, Luciano
    [J]. IEEE ACCESS, 2023, 11 : 85785 - 85798
  • [27] Design space exploration for high-level synthesis of multi-threaded applications
    Cilardo, Alessandro
    Gallo, Luca
    Mazzocca, Nicola
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (10) : 1171 - 1183
  • [28] A genetic algorithm for the design space exploration of datapaths during high-level synthesis
    Krishnan, Vyas
    Katkoori, Srinivas
    [J]. IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2006, 10 (03) : 213 - 229
  • [29] Design Space Exploration of a Stereo Vision System using High-Level Synthesis
    Qamar, Affaq
    Passerone, Claudio
    Lavagno, Luciano
    Gregoretti, Francesco
    [J]. 2014 17TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (MELECON), 2014, : 500 - 504
  • [30] Exploiting Scheduling Information for Efficient High-Level Synthesis Design Space Exploration
    Qian, Xingyue
    Shi, Jian
    Shi, Li
    Zhang, Haoyang
    Bian, Lijian
    Qian, Weikang
    [J]. 2022 IEEE 30TH INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2022), 2022, : 226 - 226