On the Containerization and Orchestration of RISC-V architectures for Edge-Cloud computing

被引:2
|
作者
Lumpp, Francesco [1 ]
Barchi, Francesco [2 ]
Acquaviva, Andrea [2 ]
Bombieri, Nicola [1 ]
机构
[1] Univ Verona, Dept Innovat Med, Verona, Italy
[2] Univ Bologna, Dept Elect Elect & Informat Engn, Bologna, Italy
关键词
D O I
10.1145/3624486.3624490
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Containerization technologies, orchestration systems and open hardware architectures, such as RISC-V, are crucial as the foundation of open digital infrastructures for the computing continuum - the seamless distribution of data and computation across platforms with heterogeneous capabilities. However, it is unknown how containerization technologies and orchestration systems, such as Kubernetes, would impact performance in new architectures based on RISC-V. This work aims to address this question and introduces KubeEdge-V, an orchestration platform for RISC-V systems. We define the minimum components required to support the basic features of the containerization and orchestration platforms: network plug-ins, container runtimes and computational/networking requirements, and we evaluated KubeEdge-V performance on a prototype of a distributed computing system based on SiFive processors called Monte Cimone. Finally, the paper compares the performance of KubeEdge-V on SiFive processors with an equivalent system based on ARM architecture featuring the same power envelope.
引用
下载
收藏
页码:21 / 28
页数:8
相关论文
共 50 条
  • [21] SDN orchestration architectures and their integration with Cloud Computing applications
    Mayoral, Arturo
    Vilalta, Ricard
    Munoz, Raul
    Casellas, Ramon
    Martinez, Ricardo
    OPTICAL SWITCHING AND NETWORKING, 2017, 26 : 2 - 13
  • [22] Task offloading for vehicular edge computing with edge-cloud cooperation
    Fei Dai
    Guozhi Liu
    Qi Mo
    WeiHeng Xu
    Bi Huang
    World Wide Web, 2022, 25 : 1999 - 2017
  • [23] Task offloading for vehicular edge computing with edge-cloud cooperation
    Dai, Fei
    Liu, Guozhi
    Mo, Qi
    Xu, WeiHeng
    Huang, Bi
    WORLD WIDE WEB-INTERNET AND WEB INFORMATION SYSTEMS, 2022, 25 (05): : 1999 - 2017
  • [24] A Soft RISC-V Vector Processor for Edge-AI
    Chander, V. Naveen
    Varghese, Kuruvilla
    2022 35TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID 2022) HELD CONCURRENTLY WITH 2022 21ST INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (ES 2022), 2022, : 263 - 268
  • [25] ECCO: Edge-Cloud Chaining and Orchestration Framework for Road Context Assessment
    Cozzolino, Vittorio
    Ott, Joerg
    Ding, Aaron Yi
    Mortier, Richard
    2020 ACM/IEEE FIFTH INTERNATIONAL CONFERENCE ON INTERNET OF THINGS DESIGN AND IMPLEMENTATION (IOTDI 2020), 2020, : 223 - 230
  • [26] Support Post Quantum Cryptography with SIMD Everywhere on RISC-V Architectures
    Wang, Liang-Ni
    Li, Ju-Hung
    Kuan, Chi-Bang
    Su, Yi-Chiao
    53RD INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, ICPP 2024, 2024, : 23 - 32
  • [27] RISC-HD: Lightweight RISC-V Processor for Efficient Hyperdimensional Computing Inference
    Taheri, Farhad
    Bayat-Sarmadi, Siavash
    Hadayeghparast, Shahriar
    IEEE INTERNET OF THINGS JOURNAL, 2022, 9 (23) : 24030 - 24037
  • [28] A RISC-V Simulator and Benchmark Suite for Designing and Evaluating Vector Architectures
    Ramirez, Cristobal
    Hernandez, Cesar A.
    Palomar, Oscar
    Unsal, Osman
    Ramirez, Marco A.
    Cristal, Adrian
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2020, 17 (04)
  • [29] Open architectures (RISC-V) as demo platforms for electronic design teaching
    Galeas-Merchan, Jose-Miguel
    Castillo-Sanchez, Jose-Borja
    Rodriguez-Fernandez, Juan-Antonio
    Gonzalez-Garcia, Martin
    2024 XVI CONGRESO DE TECNOLOGIA, APRENDIZAJE Y ENSENANZA DE LA ELECTRONICA, TAEE 2024, 2024,
  • [30] System-Aware Performance Monitoring Unit for RISC-V Architectures
    Scheipel, Tobias
    Mauroner, Fabian
    Baunach, Marcel
    2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2017, : 86 - 93