Functional Verification of a RISC-V Vector Accelerator

被引：0

作者：

Jimenez, Victor ^{[1
]}

Rodriguez, Mario ^{[1
]}

Dominguez, Marc ^{[1
]}

Sans, Josep ^{[1
]}

Diaz, Ivan ^{[1
]}

Valente, Luca ^{[1
]}

Guglielmi, Vito Luca ^{[1
]}

Quiroga, Josue V. V. ^{[1
]}

Genovese, R. Ignacio ^{[1
]}

Sonmez, Nehir ^{[1
]}

Palomar, Oscar ^{[1
]}

Moreto, Miquel ^{[1
]}

机构：

[1] Barcelona Supercomp Ctr, Comp Sci Dept, Validat Team, Barcelona 08034, Spain

来源：

IEEE DESIGN & TEST | 2023年 / 40卷 / 03期

基金：

欧盟地平线“2020”;

关键词：

Graphics processing units; Registers; Monitoring; Europe; Metadata; Context; Collaboration; verification; RISC-V; vector accelerator; UVM; coverage; random binary generation;

D O I：

10.1109/MDAT.2022.3226709

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Editor's notes: With the mounting interest in the public domain RISC-V instruction set architecture the complexity of verification on RISC-V CPUs is at the forefront. Every RISC-V implementation must ensure it fully complies with the programmer's manual, independent of the purpose of the program or the application. This article describes a reusable and extendable UVM environment to check the correctness of the executed instructions with a high degree of precision. -Vivek Chickermane, Cadence

引用

页码：36 / 44

页数：9

共 50 条

[31] A Soft RISC-V Vector Processor for Edge-AI
Chander, V. Naveen
Varghese, Kuruvilla
2022 35TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID 2022) HELD CONCURRENTLY WITH 2022 21ST INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (ES 2022), 2022, : 263 - 268
[32] Communications Signal Processing Using RISC-V Vector Extension
Razilov, Viktor
Matus, Emil
Fettweis, Gerhard
2022 INTERNATIONAL WIRELESS COMMUNICATIONS AND MOBILE COMPUTING, IWCMC, 2022, : 690 - 695
[33] Implementation and integration of Keccak accelerator on RISC-V for CRYSTALS-Kyber
Dolmeta, Alessandra
Mirigaldi, Mattia
Martina, Maurizio
Masera, Guido
PROCEEDINGS OF THE 20TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2023, CF 2023, 2023, : 381 - 382
[34] Optimization of a Line Detection Algorithm for Autonomous Vehicles on a RISC-V with Accelerator
Belda, Maria Jose
Olcoz, Katzalin
Castro, Fernando
Tirado, Francisco
JOURNAL OF COMPUTER SCIENCE & TECHNOLOGY, 2022, 22 (02): : 129 - 140
[35] Investigation of RISC-V
V. A. Frolov
V. A. Galaktionov
V. V. Sanzharov
Programming and Computer Software, 2021, 47 : 493 - 504
[36] An Open-Source RISC-V Vector Math Library
Tang, Ping Tak Peter
PROCEEDINGS 2024 IEEE 31ST SYMPOSIUM ON COMPUTER ARITHMETIC, ARITH 2024, 2024, : 60 - 67
[37] Fast Reliable Verification Methodology for RISC-V without a Reference Model
Munir, Abdelfattah
Magdy, Mina
Ahmed, Samer
Nasr, Sherouk
El-Ashry, Sameh
Shalaby, Ahmed
2018 19TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR AND SOC TEST, SECURITY AND VERIFICATION (MTV), 2018, : 12 - 17
[38] A CFI Verification System based on the RISC-V Instruction Trace Encoder
Zgheib, Anthony
Potin, Olivier
Rigaud, Jean-Baptiste
Dutertre, Jean-Max
2022 25TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2022, : 456 - 463
[39] A compact functional verification flow for a RISC-V 32I based core<bold> </bold>
Molina-Robles, Roberto
Solera-Bolanos, Edgar
Garcia-Ramirez, Ronny
Chacon-Rodriguez, Alfonso
Arnaud, Alfredo
Rimolo-Donadio, Renato
2020 IEEE 3RD CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS IN LATIN AMERICA (PRIME-LA), 2020,
[40] RISC-V Console: A Containerized RISC-V Based Game Console Emulator for Education
Nitta, Christopher
Kaloti, Aaron
Wang, Shuotong
PROCEEDINGS OF THE 27TH ACM CONFERENCE ON INNOVATION AND TECHNOLOGY IN COMPUTER SCIENCE EDUCATION, ITICSE 2022, VOL 1, 2022, : 145 - 150

← 1 2 3 4 5 →