Functional Verification of a RISC-V Vector Accelerator

被引：0

作者：

Jimenez, Victor ^{[1
]}

Rodriguez, Mario ^{[1
]}

Dominguez, Marc ^{[1
]}

Sans, Josep ^{[1
]}

Diaz, Ivan ^{[1
]}

Valente, Luca ^{[1
]}

Guglielmi, Vito Luca ^{[1
]}

Quiroga, Josue V. V. ^{[1
]}

Genovese, R. Ignacio ^{[1
]}

Sonmez, Nehir ^{[1
]}

Palomar, Oscar ^{[1
]}

Moreto, Miquel ^{[1
]}

机构：

[1] Barcelona Supercomp Ctr, Comp Sci Dept, Validat Team, Barcelona 08034, Spain

来源：

IEEE DESIGN & TEST | 2023年 / 40卷 / 03期

基金：

欧盟地平线“2020”;

关键词：

Graphics processing units; Registers; Monitoring; Europe; Metadata; Context; Collaboration; verification; RISC-V; vector accelerator; UVM; coverage; random binary generation;

D O I：

10.1109/MDAT.2022.3226709

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Editor's notes: With the mounting interest in the public domain RISC-V instruction set architecture the complexity of verification on RISC-V CPUs is at the forefront. Every RISC-V implementation must ensure it fully complies with the programmer's manual, independent of the purpose of the program or the application. This article describes a reusable and extendable UVM environment to check the correctness of the executed instructions with a high degree of precision. -Vivek Chickermane, Cadence

引用

页码：36 / 44

页数：9

共 50 条

[1] CORDIC Accelerator for RISC-V
Yildiz, Recep Onur
Yilmazer-Metin, Ayse
2021 29TH TELECOMMUNICATIONS FORUM (TELFOR), 2021,
[2] Digital Signal Processing Accelerator for RISC-V
Calicchia, L.
Ciotoli, V.
Cardarilli, G. C.
Di Nunzio, L.
Fazzolari, R.
Nannarelli, A.
Re, M.
2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 703 - 706
[3] RISC-V Barrel Processor for Accelerator Control
AskariHemmat, MohammadHossein
Bilaniuk, Olexa
Wagner, Sean
Savaria, Yvon
David, Jean-Pierre
28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 212 - 212
[4] RISC-V2: A Scalable RISC-V Vector Processor
Patsidis, Kariofyllis
Nicopoulos, Chrysostomos
Sirakoulis, Georgios Ch
Dimitrakopoulos, Giorgos
2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[5] A Pluggable Vector Unit for RISC-V Vector Extension
Maisto, Vincenzo
Cilardo, Alessandro
PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 1143 - 1148
[6] Parallel Verification in RISC-V Secure Boot
Saiki, Akihiro
Omori, Yu
Kimura, Keiji
2023 IEEE 16TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP, MCSOC, 2023, : 568 - 575
[7] A Fast and Compact RISC-V Accelerator for Ascon and Friends
Steinegger, Stefan
Primas, Robert
SMART CARD RESEARCH AND ADVANCED APPLICATIONS, CARDIS 2020, 2021, 12609 : 53 - 67
[8] An Automated Compiler for RISC-V Based DNN Accelerator
Wu, Zheng
Xie, Wuzhen
Yi, Xiaoling
Yang, Haitao
Pu, Ruiyao
Xiong, Xiankui
Yao, Haidong
Chen, Chixiao
Tao, Jun
Yang, Fan
2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 3097 - 3101
[9] Optimised AES with RISC-V Vector Extensions
Rizi, Mahnaz Namazi
Zidaric, Nusa
Batina, Lejla
Mentens, Nele
2024 27TH INTERNATIONAL SYMPOSIUM ON DESIGN & DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS, DDECS, 2024, : 57 - 60
[10] GRVI Phalanx: A Massively Parallel RISC-V FPGA Accelerator Accelerator
Gray, Jan
2016 IEEE 24TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2016, : 17 - 20

← 1 2 3 4 5 →