Adaptive parallel decision deep neural network for high-speed equalization

被引:3
|
作者
Luo, Zhang [1 ]
Jian, Jie [1 ]
Lai, Mingche [1 ]
机构
[1] Natl Univ Def Technol, Coll Comp, Changsha 410073, Peoples R China
关键词
OPTICAL INTERCONNECTS;
D O I
10.1364/OE.492127
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
The equalization plays a pivotal role in modern high-speed optical wire-line transmission. Taking advantage of the digital signal processing architecture, the deep neural network (DNN) is introduced to realize the feedback-free signaling, which has no processing speed ceiling due to the timing constraint on the feedback path. To save the hardware resource of a DNN equalizer, a parallel decision DNN is proposed in this paper. By replacing the soft-max decision layer with hard decision layer, multi-symbol can be processed within one neural network. The neuron increment during parallelization is only linear with the layer count, rather than the neuron count in the case of duplication. The simulation results show that the optimized new architecture has competitive performance with the traditional 2-tap decision feedback equalizer architecture with 15-tap feed forward equalizer at a 28GBd, or even 56GBd, four-level pulse amplitude modulation signal with 30dB loss. And the training convergency of the proposed equalizer is much faster than its traditional counterpart. An adaptive mechanism of the network parameter based on forward error correction is also studied. (c) 2023 Optica Publishing Group under the terms of the Optica Open Access Publishing Agreement
引用
收藏
页码:22001 / 22011
页数:11
相关论文
共 50 条
  • [41] Self-adaptive parallel processing architecture for high-speed networking
    Foag, J
    Pazos, N
    Wild, T
    Brunnbauer, W
    16TH ANNUAL INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2002, : 45 - 52
  • [42] HIGH-SPEED PARALLEL COUNTER
    GUSKOV, BN
    KALINNIKOV, VA
    KRASTEV, VR
    MAKSIMOV, AN
    NIKITYUK, NM
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1984, 27 (06) : 1397 - 1399
  • [43] Trajectory Tracking by an Adaptive Controller for High-Speed Train Based on Neural Network and Sliding Mode Control
    Cen, Zhou
    Zhi, Li
    Yuan, Wangqing
    Fei, Sunpeng
    Xing, Guoyou
    2023 IEEE 12TH DATA DRIVEN CONTROL AND LEARNING SYSTEMS CONFERENCE, DDCLS, 2023, : 58 - 65
  • [44] Neural Network Techniques for High-Speed Electronic Component Modeling
    Zhang, Qi-Jun
    Zhang, Lei
    2009 INTERNATIONAL MICROWAVE WORKSHOP SERIES ON SIGNAL INTEGRITY AND HIGH-SPEED INTERCONNECTS, 2009, : 53 - 56
  • [45] High-speed neural network HS-K-WTA
    Zhu, Hong
    Chen, Qing-Hua
    Liu, Guo-Sui
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2002, 30 (07): : 1020 - 1022
  • [46] Transient Simulation for High-Speed Channels with Recurrent Neural Network
    Thong Nguyen
    Lu, Tianjian
    Sun, Ju
    Le, Quang
    Wu, Ken
    Schut-Aine, Jose
    2018 IEEE 27TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2018, : 303 - 305
  • [47] Neural network architecture for high-speed database query processing
    Iowa State Univ, Ames, United States
    Microcomput Appl, 1 (7-13):
  • [48] High-speed Railway Real-time Localization Auxiliary Method based on Deep Neural Network
    Chen, Dongjie
    Zhang, Wensheng
    Yang, Yang
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE OF COMPUTATIONAL METHODS IN SCIENCES AND ENGINEERING 2017 (ICCMSE-2017), 2017, 1906
  • [49] Deep Neural Network-Based Surrogate-Assisted Inverse Optimization for High-Speed Interconnects
    Chen, Quankun
    Zhang, Ling
    Ma, Hanzhi
    Li, Da
    Li, Yan
    Liu, En-Xiao
    Li, Er-Ping
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2024, 66 (06) : 2019 - 2026
  • [50] A Multistage Dataflow Implementation of a Deep Convolutional Neural Network Based on FPGA For High-Speed Object Recognition
    Li, Ning
    Takaki, Shunpei
    Tomioka, Yoichi
    Kitazawa, Hitoshi
    2016 IEEE SOUTHWEST SYMPOSIUM ON IMAGE ANALYSIS AND INTERPRETATION (SSIAI), 2016, : 165 - 168