Hybrid, Asymmetric and Reconfigurable Input Unit Designs for Energy-Efficient On-Chip Networks

The complexity and scale of Networks-on-Chip (NoCs) are growing as more processing elements and memory devices are imple-mented on chips. However, under strict power budgets, it is also critical to lower the power consumption of NoCs for the sake of energy efficiency. In this paper, we therefore present three novel input unit designs for on-chip routers attempting to shrink their power consumption while still conserving the network performance. The key idea behind our designs is to organize buffers in the input units with characteristics of the network traffic in mind; as in our observations, only a small portion of the network traffic are long packets (composed of multiple flits), which means, it is fair to implement hybrid, asymmetric and reconfigurable buffers so that they are mainly tar-geting at short packets (only having a single flit), hence the smaller power consumption and area overhead. Evaluations show that our hybrid, asym-metric and reconfigurable input unit designs can achieve an average re-duction of energy consumption per flit by 45%, 52.3% and 56.2% under 93.6% (for hybrid designs) and 66.3% (for asymmetric and reconfigurable designs) of the original router area, respectively. Meanwhile, we only ob-serve minor degradation in network latency (ranging from 18.4% to 1.5%, on average) with our proposals.