Convolutional Codec Implemented by Genetic Circuits for Molecular Communication

被引:3
|
作者
Yu, Jingxiang [1 ]
Li, Hui [1 ]
机构
[1] Univ Sci & Technol China, CAS Key Lab Wireless Opt Commun, Hefei 230026, Peoples R China
基金
中国国家自然科学基金;
关键词
Genetics; Convolutional codes; Decoding; Nanobioscience; Biological information theory; Modulation; Proteins; Molecular communication; genetic circuits; convolutional coding; majority-logic decoding; MODEL; PERFORMANCE; PRINCIPLES; SYSTEMS; DESIGN;
D O I
10.1109/TNB.2022.3156621
中图分类号
Q5 [生物化学];
学科分类号
071010 ; 081704 ;
摘要
Molecular communication (MC), which transmits information through molecules, has emerged as a promising technique to enable communication links between nanomachines. To establish information transmission using molecules, synthetic biology through genetic circuits techniques can be utilized to construct biological components. Recent efforts on genetic circuits have produced many exciting MC systems and generated substantial insights. With basic gene regulatory modules and motifs, researchers are now constructing artificial networks with novel functions that will serve as building blocks in the MC system. In this paper, we investigate the design of genetic circuits to implement the convolutional codec in a diffusion-based MC channel with the concentration shift keying (CSK) transmission scheme. At the receiver, a majority-logic decoder is applied to decode the received symbols. These functions are completely realized in the field of biochemistry through the activation and inhibition of genes and biochemical reactions, rather than through classical electrical circuits. Biochemical simulations are used to verify the feasibility of the system and analyze the impairments caused by diffusion noise and chemical reaction noise of genetic circuits.
引用
收藏
页码:78 / 91
页数:14
相关论文
共 50 条
  • [31] Topics in circuits for communication series: Analog and digital circuits for wireless communication
    Shung, B
    IEEE COMMUNICATIONS MAGAZINE, 2003, 41 (08) : 142 - 143
  • [32] Group Communication With Context Codec for Lightweight Source Separation
    Luo, Yi
    Han, Cong
    Mesgarani, Nima
    IEEE-ACM TRANSACTIONS ON AUDIO SPEECH AND LANGUAGE PROCESSING, 2021, 29 : 1752 - 1761
  • [33] Research and Realization of TURBO Codec in the Space Laser Communication
    Chang Limin
    Song Lu
    Zhang Qingguo
    2009 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS AND AUTOMATION, VOLS 1-7, CONFERENCE PROCEEDINGS, 2009, : 471 - +
  • [34] Design of CODEC Using VLSI Architecture for Efficient Communication
    Revathi, A.
    Mahendran, N.
    2017 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, INSTRUMENTATION AND COMMUNICATION ENGINEERING (ICEICE), 2017,
  • [35] Polynomial abstraction for verification of sequentially implemented combinational circuits
    Raudvere, T
    Singh, AK
    Sander, I
    Jantsch, A
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 690 - 691
  • [36] SyncRim - A modern Simulator for Synchronous Circuits implemented in Rust
    Dzialo, Pawel
    Boom, Erik Vd
    Lindgren, Per
    2023 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE, NORCAS, 2023,
  • [37] The decoder of trellis code implemented by CMOS analog circuits
    Yang, Shuhui
    Li, Denghua
    Qiu, Yulin
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 898 - 901
  • [38] Comparison of Three Impedance Analysers Implemented on FPGA Circuits
    Hamed, Abdulrahman
    Tisserand, Etienne
    Schweitzer, Patrick
    Berviller, Yves
    CENICS 2011: THE FOURTH INTERNATIONAL CONFERENCE ON ADVANCES IN CIRCUITS, ELECTRONICS AND MICRO-ELECTRONICS, 2011, : 29 - 33
  • [39] A discussion on test pattern generation for FPGA - Implemented circuits
    Renovell, M
    Portal, JM
    Faure, P
    Figueras, J
    Zorian, Y
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (3-4): : 283 - 290
  • [40] A Discussion on Test Pattern Generation for FPGA—Implemented Circuits
    M. Renovell
    J.M. Portal
    P. Faure
    J. Figueras
    Y. Zorian
    Journal of Electronic Testing, 2001, 17 : 283 - 290