共 50 条
- [31] Design of 1-bit and 4-bit Adder using Reversible Logic in Quantum-Dot Cellular Automata [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 593 - 597
- [33] Design of Efficient Full Adder in Quantum-Dot Cellular Automata [J]. SCIENTIFIC WORLD JOURNAL, 2013,
- [34] A Novel Full Adder/Subtractor in Quantum-Dot Cellular Automata [J]. International Journal of Theoretical Physics, 2019, 58 : 221 - 246
- [39] Efficient Design of Decimal Full Adder Using Quantum-dot Cellular Automata [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1373 - 1375