Low-energy Pipelined Hardware Design for Approximate Medium Filter

被引:1
|
作者
Mahmoud, Mervat M. A. [1 ,2 ]
Elashkar, Nahla E. [1 ,2 ]
Draz, Heba H. [1 ]
机构
[1] Elect Res Inst, Microelect Dept, Cairo, Egypt
[2] British Univ Egypt, Dept Elect Engn, Cairo, Egypt
关键词
Application specific integrated circuits (ASIC); field programmable gate arrays (FPGA); hardware accelerator; image denoising; median filter; parallel processing system; IMPLEMENTATION;
D O I
10.1145/3582005
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Image and video processing algorithms are currently crucial for many applications. Hardware implementation of these algorithms provides higher speed for large computation applications. Removing noise is often a typical pre-processing step to enhance the results of later analysis and processing. Median filter is a typical nonlinear filter that is very commonly used for impulse noise elimination in digital image processing. This article suggests a low-energy median filter hardware design for battery-based hardware applications. An approximate solution with high accuracy is investigated to speed up the filtering operation, reduce the area, and consume less power/energy. Pipelining and parallelism are used to optimize the speed and power of this technique. Non-pipelined, two different pipelined structures, and two parallel architectures versions are designed. The design versions are implemented first with a Virtex-5 LX110T FPGA and then using the UMC 130nm standard cell ASIC technology. The selection and the even-odd sorting-based median filters are also implemented for an equitable comparison with the standard median filtering techniques. The suggested non-pipelined median filter design enhances the throughput 35% more than the highest investigated state of the art. The pipelining enhances the throughput to more than twice its value. Additionally, the parallel architecture decreases the area and the consumed power by around 40%. The simulation results reveal that one of the suggested designs significantly decreases the area, with the same speed as the fastest design in the literature, without noticeably degrading the accuracy, and a significant decrease in energy consumption by about 60%.
引用
收藏
页数:21
相关论文
共 50 条
  • [41] REDUCING QUANTIZATION ERROR IN LOW-ENERGY FIR FILTER ACCELERATORS
    Wang, Zhuo
    Zhang, Jintao
    Verma, Naveen
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING (ICASSP), 2015, : 1032 - 1036
  • [42] Wien filter for cooled low-energy radioactive ion beams
    Nummela, S
    Dendooven, P
    Heikkinen, P
    Huikari, J
    Nieminen, A
    Jokinen, A
    Rinta-Antila, S
    Rubchenya, V
    Aysto, J
    [J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2002, 481 (1-3): : 718 - 730
  • [43] High-performance and low-energy approximate full adder design for error-resilient image processing
    Shahrokhi, Seyed Hossein
    Hosseinzadeh, Mehdi
    Reshadi, Midia
    Gorgin, Saeid
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2022, 109 (06) : 1059 - 1079
  • [44] Hardware Efficient Approximate Adder Design
    Balasubramanian, P.
    Maskell, Douglas
    [J]. PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 0806 - 0810
  • [45] A pipelined hardware architecture of deblocking filter in H.264/AVC
    Chen, Qing
    Zheng, Wei
    Fang, Jian
    Luo, Kai
    Shi, Bing
    Zhang, Ming
    Zhang, Xianmin
    [J]. 2008 THIRD INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND NETWORKING IN CHINA, VOLS 1-3, 2008, : 774 - +
  • [46] Design and Implementation of A Pipelined Median Filter Architecture
    Fredj, Amira Hadj
    Malek, Jihene
    [J]. 2019 IEEE INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED MICRO & NANO-SYSTEMS (DTS), 2019,
  • [47] Towards Reversed Approximate Hardware Design
    Froehlich, Saman
    Grosse, Daniel
    Drechsler, Rolf
    [J]. 2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), 2018, : 665 - 671
  • [48] VLSI design of equalizer using pipelined filter
    Lin Pingfen
    Peng Bei
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE INFORMATION COMPUTING AND AUTOMATION, VOLS 1-3, 2008, : 795 - 798
  • [49] Integrated Design - A paradigm for the design of low-energy office buildings
    Jorgensen, M.
    Nielsen, M. W.
    Stromann-Andersen, J. B.
    [J]. ASHRAE: TRANSACTIONS 2011, VOL 117, PT 1, 2011, 117 : 230 - 239
  • [50] Low-energy cosmic rays: regulators of the dense interstellar medium
    Gabici, Stefano
    [J]. ASTRONOMY AND ASTROPHYSICS REVIEW, 2022, 30 (01):