Low-energy Pipelined Hardware Design for Approximate Medium Filter

被引:1
|
作者
Mahmoud, Mervat M. A. [1 ,2 ]
Elashkar, Nahla E. [1 ,2 ]
Draz, Heba H. [1 ]
机构
[1] Elect Res Inst, Microelect Dept, Cairo, Egypt
[2] British Univ Egypt, Dept Elect Engn, Cairo, Egypt
关键词
Application specific integrated circuits (ASIC); field programmable gate arrays (FPGA); hardware accelerator; image denoising; median filter; parallel processing system; IMPLEMENTATION;
D O I
10.1145/3582005
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Image and video processing algorithms are currently crucial for many applications. Hardware implementation of these algorithms provides higher speed for large computation applications. Removing noise is often a typical pre-processing step to enhance the results of later analysis and processing. Median filter is a typical nonlinear filter that is very commonly used for impulse noise elimination in digital image processing. This article suggests a low-energy median filter hardware design for battery-based hardware applications. An approximate solution with high accuracy is investigated to speed up the filtering operation, reduce the area, and consume less power/energy. Pipelining and parallelism are used to optimize the speed and power of this technique. Non-pipelined, two different pipelined structures, and two parallel architectures versions are designed. The design versions are implemented first with a Virtex-5 LX110T FPGA and then using the UMC 130nm standard cell ASIC technology. The selection and the even-odd sorting-based median filters are also implemented for an equitable comparison with the standard median filtering techniques. The suggested non-pipelined median filter design enhances the throughput 35% more than the highest investigated state of the art. The pipelining enhances the throughput to more than twice its value. Additionally, the parallel architecture decreases the area and the consumed power by around 40%. The simulation results reveal that one of the suggested designs significantly decreases the area, with the same speed as the fastest design in the literature, without noticeably degrading the accuracy, and a significant decrease in energy consumption by about 60%.
引用
收藏
页数:21
相关论文
共 50 条
  • [1] Low Hardware Complexity Pipelined Rank Filter
    Prokin, Dragana
    Prokin, Milan
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (06) : 446 - 450
  • [2] Hardware-efficient pipelined programmable FIR filter design
    Chang, TS
    Jen, CW
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (06): : 227 - 232
  • [3] A reconfigurable pipelined IDCT for low-energy video processing
    Kim, S
    Ziesler, CH
    Papaefthymiou, MC
    [J]. 13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 13 - 17
  • [4] Towards hardware-driven design of low-energy algorithms for data analysis
    Zliobaite, Indre
    Hollmen, Jaakko
    Koskinen, Lauri
    Teittinen, Jukka
    [J]. SIGMOD RECORD, 2014, 43 (04) : 15 - 20
  • [5] A VELOCITY FILTER FOR IONS OF LOW-ENERGY
    HAMILTON, PA
    KNEWSTUBB, PF
    [J]. JOURNAL OF PHYSICS E-SCIENTIFIC INSTRUMENTS, 1981, 14 (06): : 766 - 768
  • [6] Multivoltage Multifrequency Low-Energy Synthesis for Functionally Pipelined Datapath
    Xing, Xianwu
    Jong, Ching Chuen
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (09) : 1348 - 1352
  • [7] LOW-ENERGY ELECTRONS IN INTERPLANETARY MEDIUM
    FRANK, LA
    [J]. TRANSACTIONS-AMERICAN GEOPHYSICAL UNION, 1968, 49 (01): : 262 - &
  • [8] ENERGY + LOW-ENERGY BUILDING DESIGN
    不详
    [J]. RIBA JOURNAL-ROYAL INSTITUTE OF BRITISH ARCHITECTS, 1981, 88 (12): : 69 - 69
  • [9] Low-Energy Digital Filter Design Based on Controlled Timing Error Acceptance
    He, Ku
    Gerstlauer, Andreas
    Orshansky, Michael
    [J]. PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 151 - 157
  • [10] Exploiting Memristance for Low-Energy Neuromorphic Computing Hardware
    Rose, Garrett S.
    Pino, Robinson
    Wu, Qing
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2942 - 2945