FPGA-Based In-Vivo Calcium Image Decoding for Closed-Loop Feedback Applications

被引:0
|
作者
Chen, Zhe [1 ]
Blair, Garrett J. [2 ]
Cao, Chengdi [1 ]
Zhou, Jim [1 ]
Aharoni, Daniel [3 ]
Golshani, Peyman
Blair, Hugh T. [4 ]
Cong, Jason [1 ]
机构
[1] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA
[2] NYU, NYU Ctr Neural Sci, New York, NY 10003 USA
[3] Univ Calif Los Angeles, Dept Neurol, Los Angeles, CA 90095 USA
[4] Univ Calif Los Angeles, Dept Psychol, Los Angeles, CA 90095 USA
关键词
Calcium; Decoding; Pipelines; Real-time systems; Image processing; Computer architecture; Resource management; Calcium imaging; closed-loop feedback; decoding; FPGA; neural network; real-time;
D O I
10.1109/TBCAS.2023.3268130
中图分类号
R318 [生物医学工程];
学科分类号
0831 ;
摘要
Miniaturized calcium imaging is an emerging neural recording technique that has been widely used for monitoring neural activity on a large scale at a specific brain region of rats or mice. Most existing calcium-image analysis pipelines operate offline. This results in long processing latency, making it difficult to realize closed-loop feedback stimulation for brain research. In recent work, we have proposed an FPGA-based real-time calcium image processing pipeline for closed-loop feedback applications. It can perform real-time calcium image motion correction, enhancement, fast trace extraction, and real-time decoding from extracted traces. Here, we extend this work by proposing a variety of neural network based methods for real-time decoding and evaluate the tradeoff among these decoding methods and accelerator designs. We introduce the implementation of the neural network based decoders on the FPGA, and show their speedup against the implementation on the ARM processor. Our FPGA implementation enables the real-time calcium image decoding with sub-ms processing latency for closed-loop feedback applications.
引用
收藏
页码:169 / 179
页数:11
相关论文
共 50 条
  • [31] Modeling of vehicle based on visual feedback control by closed-loop identification
    1600, Institute of Electrical Engineers of Japan (134):
  • [32] CrackCLF: Automatic Pavement Crack Detection Based on Closed-Loop Feedback
    Li, Chong
    Fan, Zhun
    Chen, Ying
    Lin, Huibiao
    Moretti, Laura
    Loprencipe, Giuseppe
    Sheng, Weihua
    Wang, Kelvin C. P.
    IEEE TRANSACTIONS ON INTELLIGENT TRANSPORTATION SYSTEMS, 2024, 25 (06) : 5965 - 5980
  • [33] Implementation of digital detection scheme for closed-loop FOG based on DSP and FPGA
    Han, Junhang
    Ge, Shengmin
    Shen, Yi
    2006 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-5, 2006, : 2221 - +
  • [34] Microelectromechanical Hybrid Gyroscope Design of Closed-loop Detection Circuit Based on FPGA
    Xia, Dunzhu
    Yu, Cheng
    Wang, Shourong
    Li, Hongsheng
    MICRO-NANO TECHNOLOGY XIV, PTS 1-4, 2013, 562-565 : 172 - 177
  • [35] A 128-Channel FPGA-Based Real-Time Spike-Sorting Bidirectional Closed-Loop Neural Interface System
    Park, Jongkil
    Kim, Gookhwa
    Jung, Sang-Don
    IEEE TRANSACTIONS ON NEURAL SYSTEMS AND REHABILITATION ENGINEERING, 2017, 25 (12) : 2227 - 2238
  • [36] Synchronization and Sampling Time Analysis of Feedback Loop for FPGA-Based PMSM Drive System
    Mishra, Ipsita
    Tripathi, Ravi Nath
    Hanamoto, Tsuyoshi
    ELECTRONICS, 2020, 9 (11) : 1 - 19
  • [37] FPGA-Based Soft-Core Processors for Image Processing Applications
    Moslem Amiri
    Fahad Manzoor Siddiqui
    Colm Kelly
    Roger Woods
    Karen Rafferty
    Burak Bardak
    Journal of Signal Processing Systems, 2017, 87 : 139 - 156
  • [38] FPGA-Based Soft-Core Processors for Image Processing Applications
    Amiri, Moslem
    Siddiqui, Fahad Manzoor
    Kelly, Colm
    Woods, Roger
    Rafferty, Karen
    Bardak, Burak
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2017, 87 (01): : 139 - 156
  • [39] FPGA-based lens undistortion and image rectification for stereo vision applications
    Junger, Christina
    Hess, Albrecht
    Rosenberger, Maik
    Notni, Gunther
    PHOTONICS AND EDUCATION IN MEASUREMENT SCIENCE, 2019, 11144
  • [40] Performance of remote FPGA-based coprocessors for Image-Processing applications
    Benitez, D
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 268 - 275