FPGA-Based In-Vivo Calcium Image Decoding for Closed-Loop Feedback Applications

被引:0
|
作者
Chen, Zhe [1 ]
Blair, Garrett J. [2 ]
Cao, Chengdi [1 ]
Zhou, Jim [1 ]
Aharoni, Daniel [3 ]
Golshani, Peyman
Blair, Hugh T. [4 ]
Cong, Jason [1 ]
机构
[1] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA
[2] NYU, NYU Ctr Neural Sci, New York, NY 10003 USA
[3] Univ Calif Los Angeles, Dept Neurol, Los Angeles, CA 90095 USA
[4] Univ Calif Los Angeles, Dept Psychol, Los Angeles, CA 90095 USA
关键词
Calcium; Decoding; Pipelines; Real-time systems; Image processing; Computer architecture; Resource management; Calcium imaging; closed-loop feedback; decoding; FPGA; neural network; real-time;
D O I
10.1109/TBCAS.2023.3268130
中图分类号
R318 [生物医学工程];
学科分类号
0831 ;
摘要
Miniaturized calcium imaging is an emerging neural recording technique that has been widely used for monitoring neural activity on a large scale at a specific brain region of rats or mice. Most existing calcium-image analysis pipelines operate offline. This results in long processing latency, making it difficult to realize closed-loop feedback stimulation for brain research. In recent work, we have proposed an FPGA-based real-time calcium image processing pipeline for closed-loop feedback applications. It can perform real-time calcium image motion correction, enhancement, fast trace extraction, and real-time decoding from extracted traces. Here, we extend this work by proposing a variety of neural network based methods for real-time decoding and evaluate the tradeoff among these decoding methods and accelerator designs. We introduce the implementation of the neural network based decoders on the FPGA, and show their speedup against the implementation on the ARM processor. Our FPGA implementation enables the real-time calcium image decoding with sub-ms processing latency for closed-loop feedback applications.
引用
收藏
页码:169 / 179
页数:11
相关论文
共 50 条
  • [1] Design of an FPGA-Based Fuzzy Feedback Controller for Closed-Loop FES in Knee Joint Model
    Noorsal, Emilia
    Arof, Saharul
    Yahaya, Saiful Zaimy
    Hussain, Zakaria
    Kho, Daniel
    Mohd Ali, Yusnita
    MICROMACHINES, 2021, 12 (08)
  • [2] NeuralCLIP: A Modular FPGA-Based Neural Interface for Closed-Loop Operation
    Ranganathan, Vaishnavi
    Nakahara, Jared
    Samejima, Soshi
    Tolley, Nicholas
    Khorasani, Abed
    Moritz, Chet T.
    Smith, Joshua R.
    2019 9TH INTERNATIONAL IEEE/EMBS CONFERENCE ON NEURAL ENGINEERING (NER), 2019, : 791 - 794
  • [3] FPGA-based Frequency and Phase Comparators for Closed-Loop Motor Position Control
    Yershov, Roman D.
    Voytenko, Volodymyr P.
    Bychko, Volodymyr A.
    Kuts, Yevhenii, V
    PROCEEDINGS OF THE 2019 IEEE INTERNATIONAL CONFERENCE ON MODERN ELECTRICAL AND ENERGY SYSTEMS (MEES'2019), 2019, : 290 - 293
  • [4] An FPGA-based Closed-loop Approach of Angular Displacement for a Resolver-to-Digital-Converter
    Yepez, Juan
    Shi, Xiaofeng
    Ko, Seok-Bum
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [5] FPGA-Based Explicit Model Predictive Control for Closed-Loop Control of Intravenous Anesthesia
    Ingole, Deepak
    Holaza, Juraj
    Takacs, Balint
    Kvasnica, Michal
    PROCEEDINGS OF THE 2015 20TH INTERNATIONAL CONFERENCE ON PROCESS CONTROL (PC), 2015, : 42 - 47
  • [6] An adaptive closed-loop image dehazing algorithm based on the feedback mechanism
    Ma S.
    Li Q.
    Zhang S.
    Dianzi Yu Xinxi Xuebao, 2 (400-407): : 400 - 407
  • [7] FPGA-based 2 kHz closed-loop adaptive optical system with stacked actuator deformable mirror
    Sheldakova, J., V
    Rukosuev, A. L.
    Belousov, V. N.
    Galaktionov, I., V
    Nikitin, A. N.
    Samarkin, V. V.
    Kudryashov, A., V
    UNCONVENTIONAL IMAGING AND ADAPTIVE OPTICS 2020, 2020, 11508
  • [8] Research on FPGA Based Closed-loop Motion Control System
    Chen, Zongmin
    Yuan, Sannan
    FRONTIERS OF MANUFACTURING AND DESIGN SCIENCE II, PTS 1-6, 2012, 121-126 : 4613 - +
  • [9] Design and closed-loop test of intelligent controller based on FPGA
    Bai Rui-lin
    Wang Jian
    Proceedings of 2005 Chinese Control and Decision Conference, Vols 1 and 2, 2005, : 1161 - 1164
  • [10] Hardware-in-the-Loop Closed-Loop Experiments with an FPGA-based Permanent Magnet Synchronous Motor Drive System and a Rapidly Prototyped Controller
    Dufour, Christian
    Lapointe, Vincent
    Belanger, Jean
    Abourida, Simon
    2008 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-5, 2008, : 1328 - 1334