Hierarchical Non-Structured Pruning for Computing-In-Memory Accelerators with Reduced ADC Resolution Requirement

被引:0
|
作者
Xue, Wenlu [1 ]
Bai, Jinyu [1 ]
Sun, Sifan [1 ]
Kang, Wang [1 ]
机构
[1] Beihang Univ, Sch Integrated Circuit Sci & Engn, Beijing 100191, Peoples R China
基金
中国国家自然科学基金; 北京市自然科学基金;
关键词
computing-in-memory; neural network; partial sum; pruning; alternative direction method of multipliers(ADMM);
D O I
10.23919/DATE56975.2023.10136975
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The crossbar architecture, which is comprised of novel nano-devices, enables high-speed and energy-efficient computing-in-memory (CIM) for neural networks. However, the overhead from analog-to-digital converters (ADCs) substantially degrades the energy efficiency of CIM accelerators. In this paper, we introduce a hierarchical non-structured pruning strategy where value-level and bit-level pruning are performed jointly on neural networks to reduce the resolution of ADCs by using the famous alternating direction method of multipliers (ADMM). To verify the effectiveness, we deployed the proposed method to a variety of state-of-the-art convolutional neural networks on two image classification benchmark datasets: CIFAR10, and ImageNet. The results show that our pruning method can reduce the required resolution of ADCs to 2 or 3 bits with only slight accuracy loss (similar to 0.25%), and thus can improve the hardware efficiency by 180%.
引用
收藏
页数:6
相关论文
共 4 条
  • [1] Automated Quantization Range Mapping for DAC/ADC Non-linearity in Computing-In-Memory
    Huang, Chi-Tse
    Chuang, Yu-Chuan
    Lin, Ming-Guang
    Wu, An-Yeu
    [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2998 - 3002
  • [2] A Non-Volatile Computing-In-Memory Framework With Margin Enhancement Based CSA and Offset Reduction Based ADC
    Huang, Yuxuan
    He, Yifan
    Yue, Jinshan
    Yang, Huazhong
    Liu, Yongpan
    [J]. 2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 126 - 131
  • [3] Sparsity-Aware Non-Volatile Computing-In-Memory Macro with Analog Switch Array and Low-Resolution Current-Mode ADC
    Huang, Yuxuan
    He, Yifan
    Yue, Jinshan
    Sun, Wenyu
    Yang, Huazhong
    Liu, Yongpan
    [J]. 27TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2022, 2022, : 684 - 689
  • [4] A 28nm 32Kb SRAM Computing-in-Memory Macro With Hierarchical Capacity Attenuator and Input Sparsity-Optimized ADC for 4b Mac Operation
    Xiao, Kanglin
    Cui, Xiaoxin
    Qiao, Xin
    Song, Jiahao
    Luo, Haoyang
    Wang, Xin'an
    Wang, Yuan
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (06) : 1816 - 1820