On the optimization of molding warpage for wafer-level glass interposer packaging

被引:3
|
作者
Bao, Shuchao [1 ]
Li, Wei [1 ]
He, Yimin [2 ]
Zhong, Yi [1 ]
Zhang, Long [3 ]
Yu, Daquan [1 ,3 ]
机构
[1] Xiamen Univ, Sch Elect Sci & Engn, Xiamen 361005, Peoples R China
[2] Xiamen Univ Technol, Sch Mat Sci & Engn, Xiamen 361005, Peoples R China
[3] Xiamen Sky Semicond Technol Co Ltd, Xiamen 361005, Peoples R China
基金
中国国家自然科学基金;
关键词
SIMULATION;
D O I
10.1007/s10854-023-10475-x
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Through-glass-via (TGV) technology has great potential for various applications in advanced electronic packaging and integrated passive devices due to its excellent electrical/optical properties, favorable mechanical stability and low cost. Nonetheless, the manufacturing of TGV packages is often impeded by molding warpage, which is caused by the large coefficient of thermal expansion (CTE) mismatches among packaging materials such as semiconductors, metals, and molding compounds. This warpage not only creates troubles in subsequent manufacturing processes but also degrades the performance and reliability of the final devices or packages. This study investigated the characteristics of warpage during molding process by finite element simulations and experiments for the state-of-the-art 2.5D glass interposer packages. A cell model was established to homogenize the micro-bumps, underfill, and the re-distribution layers (RDLs) for simplifying the package structure. A wafer-level glass interposer packaging process based on TGV and molding was proposed. The warpage values were measured by a laser-assisted method, and the simulated values agreed well with the experimental measurements. Furthermore, the effect of different molding and glass materials on warpage was explored. This study provided a viable approach to predict the wafer-level molding warpage and optimize process parameters to reduce warpage and improve packaging reliability.
引用
收藏
页数:12
相关论文
共 50 条
  • [41] Challenges of Wafer-Level MEMS Packaging
    Schuler-Watkins, Sebastian
    Reichenbach, Ralf
    Hansen, Uwe
    [J]. 2015 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2015,
  • [42] Wafer-level packaging gains momentum
    Elenius, P
    [J]. SOLID STATE TECHNOLOGY, 1999, 42 (04) : 45 - +
  • [43] Wafer-level packaging of micromechanical resonators
    Joseph, Paul Jayachandran
    Monajemi, Pejman
    Ayazi, Farrokh
    Kohl, Paul A.
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (01): : 19 - 26
  • [44] Wafer-level packaging technology for MEMS
    Mirza, AR
    [J]. ITHERM 2000: SEVENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOL I, PROCEEDINGS, 2000, : 113 - 119
  • [45] Wafer-level vacuum packaging for MEMS
    Gooch, R
    Schimert, T
    McCardel, W
    Ritchey, B
    Gilmour, D
    Koziarz, W
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 1999, 17 (04): : 2295 - 2299
  • [46] Essential education for wafer-level packaging
    [J]. 2001, Cahners Publishing Co. Inc. (41):
  • [47] Millimetre-wave and Terahertz Antennas and Directional Coupler Enabled by Wafer-Level Packaging Platform with Interposer
    Liang, Yuan
    Boon, Chirn Chye
    Chen, Qian
    Dong, Yangtao
    [J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [48] Wafer Level Glass Molding
    Huenten, Martin
    Hollstegge, Daniel
    Klocke, Fritz
    [J]. EMERGING TECHNOLOGY IN PRECISION ENGINEERING XIV, 2012, 523-524 : 1001 - +
  • [49] WAFER WARPAGE CONTROL BY EPOXY MOLDING COMPOUNDS FOR WAFER LEVEL PACKAGE
    Kwon, Kihyeok
    Chung, Joo Young
    Lee, Donghwan
    Kim, Sang Kyun
    [J]. 2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
  • [50] Wafer-Level Vacuum Packaging for MEMS Resonators Using Glass Frit Bonding
    Wu, Guoqiang
    Xu, Dehui
    Xiong, Bin
    Wang, Yuchen
    Wang, Yuelin
    Ma, Yinglei
    [J]. JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2012, 21 (06) : 1484 - 1491