共 50 条
- [1] Design and implementation of high-performance 20-T hybrid full adder circuit [J]. Analog Integrated Circuits and Signal Processing, 2024, 119 : 97 - 110
- [4] High-performance full adder design based on SRPL [J]. Gongcheng Kexue Xuebao/Chinese Journal of Engineering, 2020, 42 (08): : 1065 - 1073
- [5] Design high speed and low power hybrid full adder circuit [J]. 2018 18TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2018, : 22 - 25
- [6] A Novel High-Performance Hybrid Full Adder for VLSI Circuits [J]. Circuits, Systems, and Signal Processing, 2021, 40 : 5718 - 5732
- [9] Design and Performance Analysis of Low-Power Hybrid Full Adder Circuit [J]. JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2021, 16 (01): : 13 - 23